## K10P100M72SF1

## K10 Sub-Family Supports: MK10DX128VLL7, MK10DX256VLL7, MK10DX128VML7, MK10DX256VML7

## Features

- Operating Characteristics
- Voltage range: 1.71 to 3.6 V
- Flash write voltage range: 1.71 to 3.6 V
- Temperature range (ambient): -40 to $105^{\circ} \mathrm{C}$
- Clocks
- 3 to 32 MHz crystal oscillator
- 32 kHz crystal oscillator
- Multi-purpose clock generator
- System peripherals
- 10 low-power modes to provide power optimization based on application requirements
- 16-channel DMA controller, supporting up to 63 request sources
- External watchdog monitor
- Software watchdog
- Low-leakage wakeup unit
- Security and integrity modules
- Hardware CRC module to support fast cyclic redundancy checks
- 128-bit unique identification (ID) number per chip
- Human-machine interface
- Low-power hardware touch sensor interface (TSI)
- General-purpose input/output
- Analog modules
- Two 16-bit SAR ADCs
- Programmable gain amplifier (PGA) (up to x64) integrated into each ADC
- 12-bit DAC
- Three analog comparators (CMP) containing a 6-bit DAC and programmable reference input
- Voltage reference
- Timers
- Programmable delay block
- Eight-channel motor control/general purpose/PWM timer
- Two 2-channel quadrature decoder/general purpose timers
- Periodic interrupt timers
- 16-bit low-power timer
- Carrier modulator transmitter
- Real-time clock
- Communication interfaces
- Controller Area Network (CAN) module
- Two SPI modules
- Two I2C modules
- Five UART modules
- I2S module

Freescale reserves the right to change the detail specifications as may be required to permit improvements in the design of its products.

## Table of Contents

1 Ordering parts .....  3
1.1 Determining valid orderable parts. .....  3
2 Part identification .....  3
2.1 Description .....  3
2.2 Format .....  3
2.3 Fields .....  3
2.4 Example. .....  4
3 Terminology and guidelines .....  4
3.1 Definition: Operating requirement. .....  4
3.2 Definition: Operating behavior .....  5
3.3 Definition: Attribute. .....  5
3.4 Definition: Rating. .....  6
3.5 Result of exceeding a rating. .....  6
3.6 Relationship between ratings and operating requirements .....  6
3.7 Guidelines for ratings and operating requirements .....  7
3.8 Definition: Typical value .....  7
3.9 Typical value conditions .....  8
4 Ratings .....  9
4.1 Thermal handling ratings .....  9
4.2 Moisture handling ratings .....  9
4.3 ESD handling ratings .....  9
4.4 Voltage and current operating ratings .....  9
5 General. ..... 10
5.1 AC electrical characteristics. ..... 10
5.2 Nonswitching electrical specifications ..... 10
5.2.1 Voltage and current operating requirements ..... 10
5.2.2 LVD and POR operating requirements ..... 12
5.2.3 Voltage and current operating behaviors. ..... 12
5.2.4 Power mode transition operating behaviors. ..... 13
5.2.5 Power consumption operating behaviors. ..... 14
5.2.6 Designing with radiated emissions in mind ..... 18
5.2.7 Capacitance attributes ..... 18
5.3 Switching specifications ..... 19
5.3.1 Device clock specifications ..... 19
5.3.2 General switching specifications. ..... 19
5.4 Thermal specifications. ..... 20
5.4.1 Thermal operating requirements. ..... 20
5.4.2 Thermal attributes ..... 21
6 Peripheral operating requirements and behaviors. ..... 22
6.1 Core modules. ..... 22
6.1.1 Debug trace timing specifications. ..... 22
6.1.2 JTAG electricals. ..... 23
6.2 System modules ..... 25
6.3 Clock modules ..... 25
6.3.1 MCG specifications ..... 25
6.3.2 Oscillator electrical specifications. ..... 28
6.3.3 32kHz Oscillator Electrical Characteristics. ..... 30
6.4 Memories and memory interfaces. .....  .31
6.4.1 Flash electrical specifications. ..... 31
6.4.2 EzPort Switching Specifications ..... 35
6.4.3 Flexbus Switching Specifications. ..... 36
6.5 Security and integrity modules. ..... 39
6.6 Analog. ..... 39
6.6.1 ADC electrical specifications ..... 39
6.6.2 CMP and 6-bit DAC electrical specifications. ..... 48
6.6.3 12-bit DAC electrical characteristics ..... 50
6.6.4 Voltage reference electrical specifications. ..... 53
6.7 Timers ..... 54
6.8 Communication interfaces. ..... 55
6.8.1 CAN switching specifications. ..... 55
6.8.2 DSPI switching specifications (limited voltage range). ..... 55
6.8.3 DSPI switching specifications (full voltage range). ..... ). 56
6.8.4 I2C switching specifications. ..... 58
6.8.5 UART switching specifications. ..... 58
6.8.6 I2S/SAI Switching Specifications. ..... 58
6.9 Human-machine interfaces (HMI). ..... 63
6.9.1 TSI electrical specifications. ..... 63
7 Dimensions. ..... 64
7.1 Obtaining package dimensions. ..... 64
8 Pinout. ..... 64
8.1 K10 Signal Multiplexing and Pin Assignments. ..... 64
8.2 K10 Pinouts. ..... 69
9 Revision History ..... 71

## 1 Ordering parts

### 1.1 Determining valid orderable parts

Valid orderable part numbers are provided on the web. To determine the orderable part numbers for this device, go to http://www.freescale.com and perform a part number search for the following device numbers: PK10 and MK10 .

## 2 Part identification

### 2.1 Description

Part numbers for the chip have fields that identify the specific part. You can use the values of these fields to determine the specific part you have received.

### 2.2 Format

Part numbers for this device have the following format:
Q K\#\# A M FFF R T PP CC N

### 2.3 Fields

This table lists the possible values for each field in the part number (not all combinations are valid):

| Field | Description | Values |
| :--- | :--- | :--- |
| Q | Qualification status | $\bullet M=$ Fully qualified, general market flow <br> $\bullet P=$ Prequalification |
| K\#\# | Kinetis family | $\bullet \mathrm{K} 10$ |
| A | Key attribute | $\bullet \mathrm{D}=$ Cortex-M4 w/ DSP <br>  |
| M | Flash memory type Cortex-M4 w/ DSP and FPU |  |

Table continues on the next page...

Terminology and guidelines

| Field | Description | Values |
| :---: | :---: | :---: |
| FFF | Program flash memory size | - $32=32 \mathrm{~KB}$ <br> - $64=64 \mathrm{~KB}$ <br> - $128=128 \mathrm{~KB}$ <br> - $256=256$ KB <br> - $512=512 \mathrm{~KB}$ <br> - $1 \mathrm{MO}=1 \mathrm{MB}$ |
| R | Silicon revision | - Z = Initial <br> - (Blank) = Main <br> - A = Revision after main |
| T | Temperature range ( ${ }^{\circ} \mathrm{C}$ ) | - $\mathrm{V}=-40$ to 105 <br> - $\mathrm{C}=-40$ to 85 |
| PP | Package identifier | - $\mathrm{FM}=32$ QFN ( $5 \mathrm{~mm} \times 5 \mathrm{~mm}$ ) <br> - $\mathrm{FT}=48$ QFN ( $7 \mathrm{~mm} \times 7 \mathrm{~mm}$ ) <br> - LF = 48 LQFP ( $7 \mathrm{~mm} \times 7 \mathrm{~mm}$ ) <br> - LH = 64 LQFP ( $10 \mathrm{~mm} \times 10 \mathrm{~mm}$ ) <br> - MP = 64 MAPBGA ( $5 \mathrm{~mm} \times 5 \mathrm{~mm}$ ) <br> - LK = 80 LQFP ( $12 \mathrm{~mm} \times 12 \mathrm{~mm}$ ) <br> - MB $=81$ MAPBGA $(8 \mathrm{~mm} \times 8 \mathrm{~mm})$ <br> - LL = 100 LQFP ( $14 \mathrm{~mm} \times 14 \mathrm{~mm}$ ) <br> - ML = 104 MAPBGA ( $8 \mathrm{~mm} \times 8 \mathrm{~mm}$ ) <br> - $\mathrm{MC}=121$ MAPBGA ( $8 \mathrm{~mm} \times 8 \mathrm{~mm}$ ) <br> - LQ = 144 LQFP ( $20 \mathrm{~mm} \times 20 \mathrm{~mm}$ ) <br> - MD = 144 MAPBGA ( $13 \mathrm{~mm} \times 13 \mathrm{~mm}$ ) <br> - MJ = 256 MAPBGA ( $17 \mathrm{~mm} \times 17 \mathrm{~mm}$ ) |
| CC | Maximum CPU frequency (MHz) | - $5=50 \mathrm{MHz}$ <br> - $7=72 \mathrm{MHz}$ <br> - $10=100 \mathrm{MHz}$ <br> - $12=120 \mathrm{MHz}$ <br> - $15=150 \mathrm{MHz}$ |
| N | Packaging type | - $\mathrm{R}=$ Tape and reel <br> - (Blank) $=$ Trays |

### 2.4 Example

This is an example part number:
MK10DN512ZVMD10

## 3 Terminology and guidelines

### 3.1 Definition: Operating requirement

An operating requirement is a specified value or range of values for a technical characteristic that you must guarantee during operation to avoid incorrect operation and possibly decreasing the useful life of the chip.

### 3.1.1 Example

This is an example of an operating requirement, which you must meet for the accompanying operating behaviors to be guaranteed:

| Symbol | Description | Min. | Max. | Unit |
| :--- | :--- | :--- | :--- | :--- |
| $\mathrm{V}_{\mathrm{DD}}$ | 1.0 V core supply <br> voltage | 0.9 | 1.1 | V |

### 3.2 Definition: Operating behavior

An operating behavior is a specified value or range of values for a technical characteristic that are guaranteed during operation if you meet the operating requirements and any other specified conditions.

### 3.2.1 Example

This is an example of an operating behavior, which is guaranteed if you meet the accompanying operating requirements:

| Symbol | Description | Min. | Max. | Unit |
| :--- | :--- | :--- | :--- | :--- |
| $I_{\mathrm{WP}}$ | Digital I/O weak pullup/ <br> pulldown current | 10 | 130 | $\mu \mathrm{~A}$ |

### 3.3 Definition: Attribute

An attribute is a specified value or range of values for a technical characteristic that are guaranteed, regardless of whether you meet the operating requirements.

### 3.3.1 Example

This is an example of an attribute:

| Symbol | Description | Min. | Max. | Unit |
| :--- | :--- | :--- | :--- | :--- |
| CIN_D | Input capacitance: <br> digital pins | - | 7 | pF |

### 3.4 Definition: Rating

A rating is a minimum or maximum value of a technical characteristic that, if exceeded, may cause permanent chip failure:

- Operating ratings apply during operation of the chip.
- Handling ratings apply when the chip is not powered.


### 3.4.1 Example

This is an example of an operating rating:

| Symbol | Description | Min. | Max. | Unit |
| :--- | :--- | :--- | :--- | :--- |
| $\mathrm{V}_{\mathrm{DD}}$ | 1.0 V core supply <br> voltage | -0.3 | 1.2 | V |

### 3.5 Result of exceeding a rating



### 3.6 Relationship between ratings and operating requirements



Operating (power on)


Handling (power off)

### 3.7 Guidelines for ratings and operating requirements

Follow these guidelines for ratings and operating requirements:

- Never exceed any of the chip's ratings.
- During normal operation, don't exceed any of the chip's operating requirements.
- If you must exceed an operating requirement at times other than during normal operation (for example, during power sequencing), limit the duration as much as possible.


### 3.8 Definition: Typical value

A typical value is a specified value for a technical characteristic that:

- Lies within the range of values specified by the operating behavior
- Given the typical manufacturing process, is representative of that characteristic during operation when you meet the typical-value conditions or other specified conditions

Typical values are provided as design guidelines and are neither tested nor guaranteed.

### 3.8.1 Example 1

This is an example of an operating behavior that includes a typical value:

| Symbol | Description | Min. | Typ. | Max. | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- |
| IWP | Digital I/O weak <br> pullup/pulldown <br> current | 10 | 70 | 130 | $\mu \mathrm{~A}$ |

### 3.8.2 Example 2

This is an example of a chart that shows typical values for various voltage and temperature conditions:


### 3.9 Typical value conditions

Typical values assume you meet the following conditions (or other conditions as specified):

| Symbol | Description | Value | Unit |
| :--- | :--- | :--- | :--- |
| $\mathrm{T}_{\mathrm{A}}$ | Ambient temperature | 25 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\mathrm{DD}}$ | 3.3 V supply voltage | 3.3 | V |

## 4 Ratings

### 4.1 Thermal handling ratings

| Symbol | Description | Min. | Max. | Unit | Notes |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{T}_{\text {STG }}$ | Storage temperature | -55 | 150 | ${ }^{\circ} \mathrm{C}$ | 1 |
| $\mathrm{~T}_{\text {SDR }}$ | Solder temperature, lead-free | - | 260 | ${ }^{\circ} \mathrm{C}$ | 2 |

1. Determined according to JEDEC Standard JESD22-A103, High Temperature Storage Life.
2. Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

### 4.2 Moisture handling ratings

| Symbol | Description | Min. | Max. | Unit | Notes |
| :---: | :--- | :---: | :---: | :---: | :---: |
| MSL | Moisture sensitivity level | - | 3 | - | 1 |

1. Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

### 4.3 ESD handling ratings

| Symbol | Description | Min. | Max. | Unit | Notes |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {HBM }}$ | Electrostatic discharge voltage, human body model | -2000 | +2000 | V | 1 |
| $\mathrm{~V}_{\text {CDM }}$ | Electrostatic discharge voltage, charged-device model | -500 | +500 | V | 2 |
| $\mathrm{I}_{\text {LAT }}$ | Latch-up current at ambient temperature of $105^{\circ} \mathrm{C}$ | -100 | +100 | mA |  |

1. Determined according to JEDEC Standard JESD22-A114, Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM).
2. Determined according to JEDEC Standard JESD22-C101, Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components.

### 4.4 Voltage and current operating ratings

| Symbol | Description | Min. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: |
| $V_{D D}$ | Digital supply voltage | -0.3 | 3.8 | V |

Table continues on the next page...

| Symbol | Description | Min. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{DD}}$ | Digital supply current | - | 185 | mA |
| $\mathrm{~V}_{\mathrm{DIO}}$ | Digital input voltage (except $\overline{R E S E T}$, EXTAL, and XTAL) | -0.3 | 5.5 | V |
| $\mathrm{~V}_{\text {AIO }}$ | Analog ${ }^{1}, \overline{R E S E T}$, EXTAL, and XTAL input voltage | -0.3 | $\mathrm{~V}_{\mathrm{DD}}+0.3$ | V |
| $\mathrm{I}_{\mathrm{D}}$ | Maximum current single pin limit (applies to all port pins) | -25 | 25 | mA |
| $\mathrm{~V}_{\mathrm{DDA}}$ | Analog supply voltage | $\mathrm{V}_{\mathrm{DD}}-0.3$ | $\mathrm{~V}_{\mathrm{DD}}+0.3$ | V |
| $\mathrm{~V}_{\text {BAT }}$ | RTC battery supply voltage | -0.3 | 3.8 | V |

1. Analog pins are defined as pins that do not have an associated general purpose I/O port function.

## 5 General

### 5.1 AC electrical characteristics

Unless otherwise specified, propagation delays are measured from the $50 \%$ to the $50 \%$ point, and rise and fall times are measured at the $20 \%$ and $80 \%$ points, as shown in the following figure.


The midpoint is $\mathrm{V}_{\mathrm{IL}}+\left(\mathrm{V}_{\mathrm{IH}}-\mathrm{V}_{\mathrm{IL}}\right) / 2$.
Figure 1. Input signal measurement reference
All digital I/O switching characteristics assume:

1. output pins

- have $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ loads,
- are configured for fast slew rate (PORTx_PCRn[SRE]=0), and
- are configured for high drive strength (PORTx_PCRn[DSE]=1)

2. input pins

- have their passive filter disabled (PORTx_PCRn[PFE]=0)


### 5.2 Nonswitching electrical specifications

K10 Sub-Family Data Sheet, Rev. 2, 4/2012.

### 5.2.1 Voltage and current operating requirements

Table 1. Voltage and current operating requirements

| Symbol | Description | Min. | Max. | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {DD }}$ | Supply voltage | 1.71 | 3.6 | V |  |
| $\mathrm{V}_{\text {DDA }}$ | Analog supply voltage | 1.71 | 3.6 | V |  |
| $V_{D D}-V_{\text {DDA }}$ | $\mathrm{V}_{\mathrm{DD}}-\mathrm{to}-\mathrm{V}_{\text {DDA }}$ differential voltage | -0.1 | 0.1 | V |  |
| $\mathrm{V}_{S S}-\mathrm{V}_{\text {SSA }}$ | $\mathrm{V}_{\text {SS }}$-to- $\mathrm{V}_{\text {SSA }}$ differential voltage | -0.1 | 0.1 | V |  |
| $V_{\text {BAT }}$ | RTC battery supply voltage | 1.71 | 3.6 | V |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input high voltage <br> - $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 3.6 \mathrm{~V}$ <br> - $1.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 2.7 \mathrm{~V}$ | $\begin{gathered} 0.7 \times V_{D D} \\ 0.75 \times V_{D D} \end{gathered}$ | - | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |  |
| $\mathrm{V}_{\text {IL }}$ | Input low voltage <br> - $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 3.6 \mathrm{~V}$ <br> - $1.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 2.7 \mathrm{~V}$ | — | $\begin{gathered} 0.35 \times V_{\mathrm{DD}} \\ 0.3 \times \mathrm{V}_{\mathrm{DD}} \end{gathered}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |  |
| $\mathrm{V}_{\mathrm{HYS}}$ | Input hysteresis | $0.06 \times \mathrm{V}_{\mathrm{DD}}$ | - | V |  |
| $I_{\text {ICDIO }}$ | Digital pin negative DC injection current - single pin <br> - $\mathrm{V}_{\mathrm{IN}}<\mathrm{V}_{\mathrm{SS}}-0.3 \mathrm{~V}$ | -5 | - | mA | 1 |
| İCaio | Analog ${ }^{2}$, EXTAL, and XTAL pin DC injection current - single pin <br> - $\mathrm{V}_{\mathrm{IN}}<\mathrm{V}_{\mathrm{SS}}-0.3 \mathrm{~V}$ (Negative current injection) <br> - $\mathrm{V}_{\mathrm{IN}}>\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ (Positive current injection) | $-5$ | $\begin{aligned} & - \\ & +5 \end{aligned}$ | mA | 3 |
| IICcont | Contiguous pin DC injection current -regional limit, includes sum of negative injection currents or sum of positive injection currents of 16 contiguous pins <br> - Negative current injection <br> - Positive current injection | $\begin{gathered} -25 \\ - \end{gathered}$ | $\begin{gathered} - \\ +25 \end{gathered}$ | mA |  |
| $\mathrm{V}_{\text {RAM }}$ | $\mathrm{V}_{\mathrm{DD}}$ voltage required to retain RAM | 1.2 | - | V |  |
| $\mathrm{V}_{\text {RFVBAT }}$ | $\mathrm{V}_{\text {BAT }}$ voltage required to retain the VBAT register file | VPOR_VBAT | - | V |  |

1. All 5 V tolerant digital I/O pins are internally clamped to $\mathrm{V}_{\mathrm{SS}}$ through a ESD protection diode. There is no diode connection to $\mathrm{V}_{\mathrm{DD}}$. If $\mathrm{V}_{\text {IN }}$ greater than $\mathrm{V}_{\text {DIO_MIN }}\left(=\mathrm{V}_{S S}-0.3 \mathrm{~V}\right)$ is observed, then there is no need to provide current limiting resistors at the pads. If this limit cannot be observed then a current limiting resistor is required. The negative DC injection current limiting resistor is calculated as $\mathrm{R}=\left(\mathrm{V}_{\text {DIO_MIN }}-\mathrm{V}_{\text {IN }}\right) / \|_{\text {IC }}{ }^{1}$.
2. Analog pins are defined as pins that do not have an associated general purpose I/O port function.
3. All analog pins are internally clamped to $\mathrm{V}_{\text {SS }}$ and $\mathrm{V}_{\mathrm{DD}}$ through ESD protection diodes. If $\mathrm{V}_{\text {IN }}$ is greater than $\mathrm{V}_{\text {AIO_MIN }}$ $\left(=\mathrm{V}_{S S}-0.3 \mathrm{~V}\right)$ and $\mathrm{V}_{\text {IN }}$ is less than $\mathrm{V}_{\text {AIO_MAX }}\left(=\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}\right)$ is observed, then there is no need to provide current limiting resistors at the pads. If these limits cannot be observed then a current limiting resistor is required. The negative DC injection current limiting resistor is calculated as $\mathrm{R}=\left(\mathrm{V}_{\text {AIO_MIN }}-\mathrm{V}_{I N}\right) / I_{I C}{ }_{I C}$. The positive injection current limiting resistor is calcualted as $R=\left(V_{I N}-V_{\text {AIO_MAX }}\right) / \|_{I C} l$. Select the larger of these two calculated resistances.

### 5.2.2 LVD and POR operating requirements

Table 2. $V_{D D}$ supply LVD and POR operating requirements

| Symbol | Description | Min. | Typ. | Max. | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {POR }}$ | Falling VDD POR detect voltage | 0.8 | 1.1 | 1.5 | V |  |
| $\mathrm{V}_{\text {LVDH }}$ | Falling low-voltage detect threshold - high range (LVDV=01) | 2.48 | 2.56 | 2.64 | V |  |
| VLVW1H <br> VLVW2H <br> VLVW3H <br> VLVW4H | Low-voltage warning thresholds - high range <br> - Level 1 falling (LVWV=00) <br> - Level 2 falling (LVWV=01) <br> - Level 3 falling (LVWV=10) <br> - Level 4 falling (LVWV=11) | $\begin{aligned} & 2.62 \\ & 2.72 \\ & 2.82 \\ & 2.92 \end{aligned}$ | $\begin{aligned} & 2.70 \\ & 2.80 \\ & 2.90 \\ & 3.00 \end{aligned}$ | $\begin{aligned} & 2.78 \\ & 2.88 \\ & 2.98 \\ & 3.08 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ | 1 |
| $\mathrm{V}_{\mathrm{HYSH}}$ | Low-voltage inhibit reset/recover hysteresis high range | - | $\pm 80$ | - | mV |  |
| V LVDL | Falling low-voltage detect threshold — low range (LVDV=00) | 1.54 | 1.60 | 1.66 | V |  |
| $\mathrm{V}_{\text {LVW1L }}$ <br> VLVW2L <br> VLVW3L <br> $V_{\text {LVW4L }}$ | Low-voltage warning thresholds - low range <br> - Level 1 falling (LVWV=00) <br> - Level 2 falling (LVWV=01) <br> - Level 3 falling (LVWV=10) <br> - Level 4 falling (LVWV=11) | $\begin{aligned} & 1.74 \\ & 1.84 \\ & 1.94 \\ & 2.04 \end{aligned}$ | $\begin{aligned} & 1.80 \\ & 1.90 \\ & 2.00 \\ & 2.10 \end{aligned}$ | $\begin{aligned} & 1.86 \\ & 1.96 \\ & 2.06 \\ & 2.16 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ | 1 |
| $\mathrm{V}_{\text {HYSL }}$ | Low-voltage inhibit reset/recover hysteresis low range | - | $\pm 60$ | - | mV |  |
| $V_{B G}$ | Bandgap voltage reference | 0.97 | 1.00 | 1.03 | V |  |
| $\mathrm{t}_{\text {LPO }}$ | Internal low power oscillator period - factory trimmed | 900 | 1000 | 1100 | $\mu \mathrm{s}$ |  |

1. Rising thresholds are falling threshold + hysteresis voltage

Table 3. VBAT power operating requirements

| Symbol | Description | Min. | Typ. | Max. | Unit | Notes |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {POR_VBAT }}$ | Falling VBAT supply POR detect voltage | 0.8 | 1.1 | 1.5 | V |  |

### 5.2.3 Voltage and current operating behaviors

Table 4. Voltage and current operating behaviors

| Symbol | Description | Min. | Max. | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output high voltage - high drive strength <br> - $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 3.6 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-9 \mathrm{~mA}$ <br> - $1.71 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 2.7 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-3 \mathrm{~mA}$ | $\begin{aligned} & V_{D D}-0.5 \\ & V_{D D}-0.5 \end{aligned}$ | $-$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |  |
|  | Output high voltage - low drive strength <br> - $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 3.6 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-2 \mathrm{~mA}$ <br> - $1.71 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 2.7 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-0.6 \mathrm{~mA}$ | $\begin{aligned} & V_{D D}-0.5 \\ & V_{D D}-0.5 \end{aligned}$ | $-$ | $\begin{aligned} & V \\ & V \end{aligned}$ |  |
| $\mathrm{IOHT}^{\text {en }}$ | Output high current total for all ports | - | 100 | mA |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output low voltage - high drive strength <br> - $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 3.6 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=9 \mathrm{~mA}$ <br> - $1.71 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 2.7 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=3 \mathrm{~mA}$ | — | $\begin{aligned} & 0.5 \\ & 0.5 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |  |
|  | Output low voltage - low drive strength <br> - $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 3.6 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=2 \mathrm{~mA}$ <br> - $1.71 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 2.7 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=0.6 \mathrm{~mA}$ | - | $\begin{aligned} & 0.5 \\ & 0.5 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |  |
| IOLT | Output low current total for all ports | - | 100 | mA |  |
| $\mathrm{I}_{\mathrm{N}}$ | Input leakage current (per pin) for full temperature range | - | 1 | $\mu \mathrm{A}$ | 1 |
| 1 IN | Input leakage current (per pin) at $25^{\circ} \mathrm{C}$ | - | 0.025 | $\mu \mathrm{A}$ | 1 |
| $\mathrm{l}_{\mathrm{Oz}}$ | $\mathrm{Hi}-\mathrm{Z}$ (off-state) leakage current (per pin) | - | 1 | $\mu \mathrm{A}$ |  |
| $\mathrm{R}_{\mathrm{PU}}$ | Internal pullup resistors | 20 | 50 | $\mathrm{k} \Omega$ | 2 |
| $\mathrm{R}_{\mathrm{PD}}$ | Internal pulldown resistors | 20 | 50 | $\mathrm{k} \Omega$ | 3 |

1. Measured at $\mathrm{VDD}=3.6 \mathrm{~V}$
2. Measured at $V_{D D}$ supply voltage $=V_{D D}$ min and Vinput $=V_{S S}$
3. Measured at $V_{D D}$ supply voltage $=V_{D D}$ min and Vinput $=V_{D D}$

### 5.2.4 Power mode transition operating behaviors

All specifications except $t_{\text {POR }}$, and VLLSx $\rightarrow$ RUN recovery times in the following table assume this clock configuration:

- CPU and system clocks $=72 \mathrm{MHz}$
- Bus clock $=36 \mathrm{MHz}$
- FlexBus clock $=36 \mathrm{MHz}$
- Flash clock $=24 \mathrm{MHz}$

Table 5. Power mode transition operating behaviors

| Symbol | Description | Min. | Max. | Unit | Notes |
| :---: | :--- | :---: | :---: | :---: | :---: |
| t tOR | After a POR event, amount of time from the point $\mathrm{V}_{\mathrm{DD}}$ <br> reaches 1.71 V to execution of the first instruction <br> across the operating temperature range of the chip. | - | 300 | $\mu \mathrm{~s}$ | 1 |
|  | $\bullet$ VLLS1 $\rightarrow$ RUN | - | 112 | $\mu \mathrm{~s}$ |  |
|  | $\bullet$ VLLS2 $\rightarrow$ RUN | - | 74 | $\mu \mathrm{~s}$ |  |
|  | $\bullet$ VLLS3 $\rightarrow$ RUN | - | 73 | $\mu \mathrm{~s}$ |  |
|  | $\bullet$ LLS $\rightarrow$ RUN | - | 5.9 | $\mu \mathrm{~s}$ |  |
|  | $\bullet$ VLPS $\rightarrow$ RUN | - | 5.8 | $\mu \mathrm{~s}$ |  |
|  | $\bullet$ STOP $\rightarrow$ RUN | 4.2 | $\mu \mathrm{~s}$ |  |  |

1. Normal boot (FTFL_OPT[LPBOOT]=1)

### 5.2.5 Power consumption operating behaviors

## Table 6. Power consumption operating behaviors

| Symbol | Description | Min. | Typ. | Max. | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\text {DDA }}$ | Analog supply current | - | - | See note | mA | 1 |
| $\mathrm{I}_{\text {DD_RUN }}$ | Run mode current - all peripheral clocks disabled, code executing from flash <br> - @ 1.8V <br> - @ 3.0V | - | $\begin{aligned} & 21.5 \\ & 21.5 \end{aligned}$ | $\begin{aligned} & 25 \\ & 30 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ | 2 |
| $\mathrm{IDD}_{\text {_RUN }}$ | Run mode current - all peripheral clocks enabled, code executing from flash <br> - @ 1.8V <br> - @ 3.0V <br> - @ $25^{\circ} \mathrm{C}$ <br> - @ $125^{\circ} \mathrm{C}$ |  | 31 <br> 31 $32$ | 34 <br> 34 <br> 39 | mA <br> mA <br> mA | 3, 4 |
| IDD_WAIT | Wait mode high frequency current at 3.0 V - all peripheral clocks disabled | - | 12.5 | - | mA | 2 |
| IDD_WAIT | Wait mode reduced frequency current at 3.0 V - all peripheral clocks disabled | - | 7.2 | - | mA | 5 |
| IDD_VLPR | Very-low-power run mode current at 3.0 V - all peripheral clocks disabled | - | 0.996 | - | mA | 6 |

Table continues on the next page...

Table 6. Power consumption operating behaviors (continued)

| Symbol | Description | Min. | Typ. | Max. | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IDD_VLPR | Very-low-power run mode current at 3.0 V - all peripheral clocks enabled | - | 1.46 | - | mA | 7 |
| $\mathrm{I}_{\text {DD_VLPW }}$ | Very-low-power wait mode current at 3.0 V - all peripheral clocks disabled | - | 0.61 | - | mA | 8 |
| $\mathrm{I}_{\text {DD_STOP }}$ | Stop mode current at 3.0 V <br> - @ -40 to $25^{\circ} \mathrm{C}$ <br> - @ $70^{\circ} \mathrm{C}$ <br> - @ $105^{\circ} \mathrm{C}$ |  | $\begin{gathered} 0.35 \\ 0.384 \\ 0.628 \end{gathered}$ | $\begin{gathered} 0.567 \\ 0.793 \\ 1.2 \end{gathered}$ | mA <br> mA <br> mA |  |
| IDD_VLPS | Very-low-power stop mode current at 3.0 V <br> - @ -40 to $25^{\circ} \mathrm{C}$ <br> - @ $70^{\circ} \mathrm{C}$ <br> - @ $105^{\circ} \mathrm{C}$ |  | $\begin{gathered} 5.9 \\ 26.1 \\ 98.1 \end{gathered}$ | $\begin{gathered} 32.7 \\ 59.8 \\ 188 \end{gathered}$ | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ |  |
| IDD_LLS | Low leakage stop mode current at 3.0 V <br> - @ -40 to $25^{\circ} \mathrm{C}$ <br> - @ $70^{\circ} \mathrm{C}$ <br> - @ $105^{\circ} \mathrm{C}$ |  | $\begin{gathered} 2.6 \\ 10.3 \\ 42.5 \end{gathered}$ | $\begin{gathered} 8.6 \\ 29.1 \\ 92.5 \end{gathered}$ | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ | 9 |
| $\mathrm{I}_{\text {DL_VLLS3 }}$ | Very low-leakage stop mode 3 current at 3.0 V <br> - @ -40 to $25^{\circ} \mathrm{C}$ <br> - @ $70^{\circ} \mathrm{C}$ <br> - @ $105^{\circ} \mathrm{C}$ |  | $\begin{gathered} 1.9 \\ 6.9 \\ 28.1 \end{gathered}$ | 5.8 <br> 12.1 <br> 41.9 | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ | 9 |
| $\mathrm{I}_{\text {DL_VLLS2 }}$ | Very low-leakage stop mode 2 current at 3.0 V <br> - @ -40 to $25^{\circ} \mathrm{C}$ <br> - @ $70^{\circ} \mathrm{C}$ <br> - @ $105^{\circ} \mathrm{C}$ |  | $\begin{gathered} 1.59 \\ 4.3 \\ 17.5 \end{gathered}$ | $\begin{aligned} & 5.5 \\ & 9.5 \\ & 34 \end{aligned}$ | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ |  |
| $\mathrm{I}_{\text {DL_VLLS }}$ | Very low-leakage stop mode 1 current at 3.0 V <br> - @ -40 to $25^{\circ} \mathrm{C}$ <br> - @ $70^{\circ} \mathrm{C}$ <br> - @ $105^{\circ} \mathrm{C}$ | $\begin{aligned} & - \\ & - \\ & \hline \end{aligned}$ | $\begin{gathered} 1.47 \\ 2.97 \\ 12.41 \end{gathered}$ | $\begin{aligned} & 5.4 \\ & 8.1 \\ & 32 \end{aligned}$ | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ |  |
| IDD_VBAT | Average current with RTC and 32 kHz disabled at 3.0 V <br> - @ -40 to $25^{\circ} \mathrm{C}$ <br> - @ $70^{\circ} \mathrm{C}$ <br> - @ $105^{\circ} \mathrm{C}$ | $\begin{aligned} & - \\ & - \end{aligned}$ | $\begin{gathered} 0.19 \\ 0.49 \\ 2.2 \end{gathered}$ | $\begin{gathered} 0.22 \\ 0.64 \\ 3.2 \end{gathered}$ | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ |  |

Table continues on the next page...

Table 6. Power consumption operating behaviors (continued)

| Symbol | Description | Min. | Typ. | Max. | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IDD_VBAT | Average current when CPU is not accessing RTC registers <br> - @ 1.8V <br> - @ -40 to $25^{\circ} \mathrm{C}$ <br> - @ $70^{\circ} \mathrm{C}$ <br> - @ $105^{\circ} \mathrm{C}$ <br> - @ 3.0V <br> - @ -40 to $25^{\circ} \mathrm{C}$ <br> - @ $70^{\circ} \mathrm{C}$ <br> - @ $105^{\circ} \mathrm{C}$ | $\begin{aligned} & - \\ & - \\ & - \\ & - \\ & - \end{aligned}$ | $\begin{gathered} 0.57 \\ 0.90 \\ 2.4 \\ \\ 0.67 \\ 1.0 \\ 2.7 \end{gathered}$ | $\begin{gathered} 0.67 \\ 1.2 \\ 3.5 \\ \\ 0.94 \\ 1.4 \\ 3.9 \end{gathered}$ | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ | 10 |

1. The analog supply current is the sum of the active or disabled current for each of the analog modules on the device. See each module's specification for its supply current.
2. 72 MHz core and system clock, 36 MHz bus and FlexBus clock, and 24 MHz flash clock. MCG configured for FEE mode. All peripheral clocks disabled.
3. 72 MHz core and system clock, 36 MHz bus and FlexBus clock, and 24 MHz flash clock. MCG configured for FEE mode. All peripheral clocks enabled.
4. Max values are measured with CPU executing DSP instructions.
5. 25 MHz core, system, bus, FlexBus and flash clock. MCG configured for FEl mode.
6. 4 MHz core and system clock, 4 MHz FlexBus and bus clock, and 1 MHz flash clock. MCG configured for BLPE mode. All peripheral clocks disabled. Code executing from flash.
7. 4 MHz core and system clock, 4 MHz FlexBus and bus clock, and 1 MHz flash clock. MCG configured for BLPE mode. All peripheral clocks enabled but peripherals are not in active operation. Code executing from flash.
8. 4 MHz core and system clock, 4 MHz FlexBus and bus clock, and 1 MHz flash clock. MCG configured for BLPE mode. All peripheral clocks disabled.
9. Data reflects devices with 128 KB of RAM.
10. Includes 32 kHz oscillator current and RTC operation.

### 5.2.5.1 Diagram: Typical IDD_RUN operating behavior

The following data was measured under these conditions:

- MCG in FBE mode for 50 MHz and lower frequencies. MCG in FEE mode at greater than 50 MHz frequencies.
- No GPIOs toggled
- Code execution from flash with cache enabled
- For the ALLOFF curve, all peripheral clocks are disabled except FTFL


Figure 2. Run mode supply current vs. core frequency


Figure 3. VLPR mode supply current vs. core frequency

### 5.2.6 Designing with radiated emissions in mind

To find application notes that provide guidance on designing your system to minimize interference from radiated emissions:

1. Go to http://www.freescale.com.
2. Perform a keyword search for "EMC design."

### 5.2.7 Capacitance attributes

> Table 7. Capacitance attributes

| Symbol | Description | Min. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN} \_\mathrm{A}}$ | Input capacitance: analog pins | - | 7 | pF |

Table continues on the next page...

Table 7. Capacitance attributes (continued)

| Symbol | Description | Min. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN} \_\mathrm{D}}$ | Input capacitance: digital pins | - | 7 | pF |

### 5.3 Switching specifications

### 5.3.1 Device clock specifications

Table 8. Device clock specifications

| Symbol | Description | Min. | Max. | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Normal run mode |  |  |  |  |  |
| $\mathrm{f}_{\text {SYS }}$ | System and core clock | - | 72 | MHz |  |
| $\mathrm{f}_{\text {BUS }}$ | Bus clock | - | 50 | MHz |  |
| FB_CLK | FlexBus clock | - | 50 | MHz |  |
| $\mathrm{f}_{\text {FLASH }}$ | Flash clock | - | 25 | MHz |  |
| f LPTMR | LPTMR clock | - | 25 | MHz |  |
| VLPR mode ${ }^{1}$ |  |  |  |  |  |
| $\mathrm{f}_{\text {SYS }}$ | System and core clock | - | 4 | MHz |  |
| $\mathrm{f}_{\text {BUS }}$ | Bus clock | - | 4 | MHz |  |
| FB_CLK | FlexBus clock | - | 4 | MHz |  |
| $\mathrm{f}_{\text {FLASH }}$ | Flash clock | - | 1 | MHz |  |
| $\mathrm{f}_{\text {ERCLK }}$ | External reference clock | - | 16 | MHz |  |
| flPTMR_pin | LPTMR clock | - | 25 | MHz |  |
| flptmr_ERCLK | LPTMR external reference clock | - | 16 | MHz |  |
| $\mathrm{f}_{\text {FlexCAN_ERCLK }}$ | FlexCAN external reference clock | - | 8 | MHz |  |
| $\mathrm{f}_{\text {I2S_MCLK }}$ | I2S master clock | - | 12.5 | MHz |  |
| $\mathrm{f}_{\text {I2S_BCLK }}$ | I2S bit clock | - | 4 | MHz |  |

1. The frequency limitations in VLPR mode here override any frequency specification listed in the timing specification for any other module.

### 5.3.2 General switching specifications

These general purpose specifications apply to all signals configured for GPIO, UART, CAN, CMT, and $\mathrm{I}^{2} \mathrm{C}$ signals.

Table 9. General switching specifications

| Symbol | Description | Min. | Max. | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | GPIO pin interrupt pulse width (digital glitch filter disabled) - Synchronous path | 1.5 | - | Bus clock cycles | 1, 2 |
|  | GPIO pin interrupt pulse width (digital glitch filter disabled, analog filter enabled) - Asynchronous path | 100 | - | ns | 3 |
|  | GPIO pin interrupt pulse width (digital glitch filter disabled, analog filter disabled) - Asynchronous path | 16 | - | ns | 3 |
|  | External reset pulse width (digital glitch filter disabled) | 100 | - | ns | 3 |
|  | Mode select (EZP_CS) hold time after reset deassertion | 2 | - | Bus clock cycles |  |
|  | Port rise and fall time (high drive strength) <br> - Slew disabled <br> - $1.71 \leq V_{D D} \leq 2.7 \mathrm{~V}$ <br> - $2.7 \leq \mathrm{V}_{\mathrm{DD}} \leq 3.6 \mathrm{~V}$ <br> - Slew enabled <br> - $1.71 \leq \mathrm{V}_{\mathrm{DD}} \leq 2.7 \mathrm{~V}$ <br> - $2.7 \leq \mathrm{V}_{\mathrm{DD}} \leq 3.6 \mathrm{~V}$ | $\begin{aligned} & - \\ & - \\ & - \\ & - \end{aligned}$ | 12 <br> 6 <br> 36 <br> 24 | ns <br> ns <br> ns <br> ns | 4 |
|  | Port rise and fall time (low drive strength) <br> - Slew disabled <br> - $1.71 \leq V_{D D} \leq 2.7 \mathrm{~V}$ <br> - $2.7 \leq \mathrm{V}_{\mathrm{DD}} \leq 3.6 \mathrm{~V}$ <br> - Slew enabled <br> - $1.71 \leq \mathrm{V}_{\mathrm{DD}} \leq 2.7 \mathrm{~V}$ <br> - $2.7 \leq \mathrm{V}_{\mathrm{DD}} \leq 3.6 \mathrm{~V}$ | $\begin{aligned} & - \\ & - \\ & - \\ & - \end{aligned}$ | 12 <br> 6 <br> 36 <br> 24 | ns <br> ns <br> ns <br> ns | 5 |

1. This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In Stop, VLPS, LLS, and VLLSx modes, the synchronizer is bypassed so shorter pulses can be recognized in that case.
2. The greater synchronous and asynchronous timing must be met.
3. This is the minimum pulse width that is guaranteed to be recognized as a pin interrupt request in Stop, VLPS, LLS, and VLLSx modes.
4. 75 pF load
5. 15 pF load

### 5.4 Thermal specifications

### 5.4.1 Thermal operating requirements

Table 10. Thermal operating requirements

| Symbol | Description | Min. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{T}_{\mathrm{J}}$ | Die junction temperature | -40 | 125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{A}}$ | Ambient temperature | -40 | 105 | ${ }^{\circ} \mathrm{C}$ |

### 5.4.2 Thermal attributes

| Board type | Symbol | Description | $\begin{gathered} 104 \\ \text { MAPBGA } \end{gathered}$ | 100 LQFP | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Single-layer (1s) | $\mathrm{R}_{\text {өJA }}$ | Thermal resistance, junction to ambient (natural convection) | 74 | 52 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | 1,2 |
| Four-layer (2s2p) | $\mathrm{R}_{\text {өJA }}$ | Thermal resistance, junction to ambient (natural convection) | 42 | 40 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | 1,3 |
| Single-layer (1s) | $\mathrm{R}_{\text {өJMA }}$ | Thermal resistance, junction to ambient (200 ft./ min. air speed) | 62 | 42 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | 1,3 |
| Four-layer (2s2p) | $\mathrm{R}_{\text {өJMA }}$ | Thermal resistance, junction to ambient (200 ft./ min. air speed) | 38 | 34 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | 1,3 |
| - | $\mathrm{R}_{\text {өJB }}$ | Thermal resistance, junction to board | 23 | 25 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | 4 |
| - | $\mathrm{R}_{\text {өJC }}$ | Thermal resistance, junction to case | 19 | 12 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | 5 |
| - | $\Psi_{\text {JT }}$ | Thermal characterization parameter, junction to package top outside center (natural convection) | 4 | 2 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | 6 |

1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.

## Peripheral operating requirements and behaviors

2. Determined according to JEDEC Standard JESD51-2, Integrated Circuits Thermal Test Method Environmental Conditions - Natural Convection (Still Air) with the single layer board horizontal. For the LQFP, the board meets the JESD51-3 specification. For the MAPBGA, the board meets the JESD51-9 specification.
3. Determined according to JEDEC Standard JESD51-6, Integrated Circuits Thermal Test Method Environmental Conditions - Forced Convection (Moving Air) with the board horizontal. For the LQFP, the board meets the JESD51-7 specification.
4. Determined according to JEDEC Standard JESD51-8, Integrated Circuit Thermal Test Method Environmental Conditions - Junction-to-Board. Board temperature is measured on the top surface of the board near the package.
5. Determined according to Method 1012.1 of MIL-STD 883, Test Method Standard, Microcircuits, with the cold plate temperature used for the case temperature. The value includes the thermal resistance of the interface material between the top of the package and the cold plate.
6. Determined according to JEDEC Standard JESD51-2, Integrated Circuits Thermal Test Method Environmental Conditions - Natural Convection (Still Air).

## 6 Peripheral operating requirements and behaviors

### 6.1 Core modules

### 6.1.1 Debug trace timing specifications

Table 11. Debug trace operating behaviors

| Symbol | Description | Min. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{T}_{\text {cyc }}$ | Clock period | Frequency dependent | MHz |  |
| $\mathrm{T}_{\mathrm{wl}}$ | Low pulse width | 2 | - | ns |
| $\mathrm{T}_{\mathrm{wh}}$ | High pulse width | 2 | - | ns |
| $\mathrm{T}_{\mathrm{r}}$ | Clock and data rise time | - | 3 | ns |
| $\mathrm{~T}_{\mathrm{f}}$ | Clock and data fall time | - | 3 | ns |
| $\mathrm{~T}_{\mathrm{s}}$ | Data setup | 3 | - | ns |
| $\mathrm{T}_{\mathrm{h}}$ | Data hold | 2 | - | ns |



Figure 4. TRACE_CLKOUT specifications

TRACE_CLKOUT

TRACE_D[3:0]


Figure 5. Trace data specifications

### 6.1.2 JTAG electricals

Table 12. JTAG voltage range electricals

| Symbol | Description | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  | Operating voltage | 2.7 | 5.5 | V |
| J1 | TCLK frequency of operation <br> - JTAG <br> - CJTAG | $-$ | $\begin{gathered} 10 \\ 5 \end{gathered}$ | MHz |
| J2 | TCLK cycle period | 1/J1 | - | ns |
| J3 | TCLK clock pulse width <br> - JTAG <br> - CJTAG | $\begin{aligned} & 100 \\ & 200 \end{aligned}$ | — | ns <br> ns <br> ns |
| J4 | TCLK rise and fall times | - | 1 | ns |
| J5 | TMS input data setup time to TCLK rise <br> - JTAG <br> - CJTAG | $\begin{gathered} 53 \\ 112 \end{gathered}$ | - | ns |
| J6 | TDI input data setup time to TCLK rise | 8 | - | ns |
| J7 | TMS input data hold time after TCLK rise <br> - JTAG <br> - CJTAG | $\begin{aligned} & 3.4 \\ & 3.4 \end{aligned}$ | $-$ | ns |
| J8 | TDI input data hold time after TCLK rise | 3.4 | - | ns |
| J9 | TCLK low to TMS data valid <br> - JTAG <br> - CJTAG | $-$ | $\begin{aligned} & 48 \\ & 85 \end{aligned}$ | ns |
| J10 | TCLK low to TDO data valid | - | 48 | ns |
| J11 | Output data hold/invalid time after clock edge ${ }^{1}$ | - | 3 | ns |

1. They are common for JTAG and CJTAG. Input transition $=1 \mathrm{~ns}$ and Output load $=50 \mathrm{pf}$

Peripheral operating requirements and behaviors


Figure 6. Test clock input timing


Figure 7. Boundary scan (JTAG) timing


Figure 8. Test Access Port timing


Figure 9. TRST timing

### 6.2 System modules

There are no specifications necessary for the device's system modules.

### 6.3 Clock modules

### 6.3.1 MCG specifications

Table 13. MCG specifications

| Symbol | Description |  | Min. | Typ. | Max. | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {ints_ft }}$ | Internal reference frequency (slow clock) factory trimmed at nominal VDD and $25^{\circ} \mathrm{C}$ |  | - | 32.768 | - | kHz |  |
| $\mathrm{f}_{\text {ints_t }}$ | Internal reference frequency (slow clock) - user trimmed |  | 31.25 | - | 39.0625 | kHz |  |
| $\Delta_{\text {fdco_res_t }}$ | Resolution of trimmed average DCO output frequency at fixed voltage and temperature using SCTRIM and SCFTRIM |  | - | $\pm 0.3$ | $\pm 0.6$ | \% $\mathrm{f}_{\text {dco }}$ | 1 |
| $\Delta \mathrm{f}_{\text {dco_res_t }}$ | Resolution of trimmed average DCO output frequency at fixed voltage and temperature using SCTRIM only |  | - | $\pm 0.2$ | $\pm 0.5$ | \% $\mathrm{f}_{\text {dco }}$ | 1 |
| $\Delta \mathrm{f}_{\text {dco_t }}$ | Total deviation of trimmed average DCO output frequency over voltage and temperature |  | - | +0.5/-0.7 | - | \%f dco | 1 |
| $\Delta \mathrm{f}_{\text {dco_t }}$ | Total deviation of trimmed average DCO output frequency over fixed voltage and temperature range of $0-70^{\circ} \mathrm{C}$ |  | - |  |  | \%f dco | 1 |
| $\mathrm{f}_{\text {intf_ft }}$ | Internal reference frequency (fast clock) factory trimmed at nominal VDD and $25^{\circ} \mathrm{C}$ |  | - | 4 | - | MHz |  |
| $\mathrm{fintf}_{\text {_ }}$ t | Internal reference frequency (fast clock) - user trimmed at nominal VDD and $25^{\circ} \mathrm{C}$ |  | 3 | - | 5 | MHz |  |
| $\mathrm{f}_{\text {loc_low }}$ | Loss of external clock minimum frequency RANGE $=00$ |  | $\begin{gathered} (3 / 5) x \\ f_{\text {ints_t }} \end{gathered}$ | - | - | kHz |  |
| floc _high | Loss of external clock minimum frequency RANGE $=01,10$, or 11 |  | $(16 / 5) x$ <br> $\mathrm{f}_{\text {ints_t }}$ | - | - | kHz |  |
| FLL |  |  |  |  |  |  |  |
| $\mathrm{f}_{\text {fll_ref }}$ | FLL reference frequency range |  | 31.25 | - | 39.0625 | kHz |  |
| $\mathrm{f}_{\mathrm{dco}}$ | DCO output frequency range | Low range (DRS=00) $640 \times \mathrm{f}_{\text {fll_ref }}$ | 20 | 20.97 | 25 | MHz | 2, 3 |
|  |  | $\begin{gathered} \text { Mid range (DRS=01) } \\ 1280 \times \mathrm{f}_{\text {fll_ref }} \end{gathered}$ | 40 | 41.94 | 50 | MHz |  |
|  |  | Mid-high range (DRS=10) $1920 \times \mathrm{f}_{\text {fll_ref }}$ | 60 | 62.91 | 75 | MHz |  |
|  |  | $\begin{aligned} & \text { High range (DRS=11) } \\ & 2560 \times \mathrm{f}_{\text {fll_ref }} \end{aligned}$ | 80 | 83.89 | 100 | MHz |  |

Table continues on the next page...

Table 13. MCG specifications (continued)

| Symbol | Description |  | Min. | Typ. | Max. | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\frac{f_{\text {dco_t_DMX3 }}}{2}$ | DCO output frequency | Low range (DRS=00) $732 \times \mathrm{f}_{\text {fll_ref }}$ | - | 23.99 | - | MHz | 4, 5 |
|  |  | $\begin{gathered} \text { Mid range (DRS=01) } \\ 1464 \times \mathrm{f}_{\text {fll_ref }} \end{gathered}$ | - | 47.97 | - | MHz |  |
|  |  | Mid-high range (DRS=10) $2197 \times \mathrm{f}_{\text {fll_ref }}$ | - | 71.99 | - | MHz |  |
|  |  | $\begin{gathered} \text { High range (DRS=11) } \\ 2929 \times \mathrm{f}_{\text {fll_ref }} \end{gathered}$ | - | 95.98 | - | MHz |  |
| $\mathrm{J}_{\text {cyc_fll }}$ | FLL period jitter <br> - $\mathrm{f}_{\mathrm{VCO}}=48 \mathrm{MHz}$ <br> - $\mathrm{f}_{\mathrm{VCO}}=98 \mathrm{MHz}$ |  | - | $\begin{aligned} & 180 \\ & 150 \end{aligned}$ | - | ps |  |
| $\mathrm{t}_{\text {fll_acquire }}$ | FLL target frequency acquisition time |  | - | - | 1 | ms | 6 |
| PLL |  |  |  |  |  |  |  |
| $\mathrm{f}_{\mathrm{vco}}$ | VCO operating frequency |  | 48.0 | - | 100 | MHz |  |
| $\mathrm{Ipll}^{\text {p }}$ | PLL operating current <br> - PLL @ $96 \mathrm{MHz}\left(\mathrm{f}_{\text {osc_hi_1 }}=8 \mathrm{MHz}, \mathrm{f}_{\mathrm{pll} \text { ref }}=\right.$ 2 MHz , VDIV multiplier = 48) |  | - | 1060 | - | $\mu \mathrm{A}$ | 7 |
| $\mathrm{I}_{\text {pl }}$ | PLL operating current <br> - PLL @ $48 \mathrm{MHz}\left(\mathrm{f}_{\text {osc_hi_1 }}=8 \mathrm{MHz}, \mathrm{f}_{\text {pll_ref }}=\right.$ 2 MHz , VDIV multiplier = 24) |  | - | 600 | - | $\mu \mathrm{A}$ | 7 |
| $\mathrm{f}_{\text {plı } \mathrm{ref}}$ | PLL reference frequency range |  | 2.0 | - | 4.0 | MHz |  |
| $J_{\text {cyc_pll }}$ | PLL period jitter (RMS) <br> - $\mathrm{f}_{\text {vco }}=48 \mathrm{MHz}$ <br> - $\mathrm{f}_{\mathrm{vco}}=100 \mathrm{MHz}$ |  | $\begin{aligned} & - \\ & - \end{aligned}$ | $\begin{gathered} 120 \\ 50 \end{gathered}$ | - | $\begin{aligned} & \text { ps } \\ & \text { ps } \end{aligned}$ | 8 |
| Jacc_pll | PLL accumulated jitter over $1 \mu \mathrm{~s}$ (RMS) <br> - $\mathrm{f}_{\mathrm{vco}}=48 \mathrm{MHz}$ <br> - $\mathrm{f}_{\mathrm{vco}}=100 \mathrm{MHz}$ |  | - | $\begin{aligned} & 1350 \\ & 600 \end{aligned}$ | - | ps ps | 8 |
| $\mathrm{D}_{\text {lock }}$ | Lock entry frequency tolerance |  | $\pm 1.49$ | - | $\pm 2.98$ | \% |  |
| $\mathrm{D}_{\text {unl }}$ | Lock exit frequency tolerance |  | $\pm 4.47$ | - | $\pm 5.97$ | \% |  |
| $\mathrm{t}_{\text {pll_lock }}$ | Lock detector detection time |  | - | - | $\begin{gathered} 150 \times 10^{-6} \\ +1075(1 / \\ \left.\mathrm{f}_{\text {pll_ref }}\right) \end{gathered}$ | s | 9 |

1. This parameter is measured with the internal reference (slow clock) being used as a reference to the FLL (FEI clock mode).
2. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32=0.
3. The resulting system clock frequencies should not exceed their maximum specified values. The DCO frequency deviation $\left(\Delta f_{\text {dco_t }}\right)$ over voltage and temperature should be considered.
4. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32=1.
5. The resulting clock frequency must not exceed the maximum specified clock frequency of the device.

## Peripheral operating requirements and behaviors

6. This specification applies to any time the FLL reference source or reference divider is changed, trim value is changed, DMX32 bit is changed, DRS bits are changed, or changing from FLL disabled (BLPE, BLPI) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.
7. Excludes any oscillator currents that are also consuming power while PLL is in operation.
8. This specification was obtained using a Freescale developed PCB. PLL jitter is dependent on the noise characteristics of each PCB and results will vary.
9. This specification applies to any time the PLL VCO divider or reference divider is changed, or changing from PLL disabled (BLPE, BLPI) to PLL enabled (PBE, PEE). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

### 6.3.2 Oscillator electrical specifications

This section provides the electrical characteristics of the module.

### 6.3.2.1 Oscillator DC electrical specifications

Table 14. Oscillator DC electrical specifications

| Symbol | Description | Min. | Typ. | Max. | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{D D}$ | Supply voltage | 1.71 | - | 3.6 | V |  |
| $\mathrm{I}_{\text {DDOSC }}$ | Supply current - low-power mode (HGO=0) <br> - 32 kHz <br> - 4 MHz <br> - 8 MHz (RANGE=01) <br> - 16 MHz <br> - 24 MHz <br> - 32 MHz | $\begin{aligned} & - \\ & - \\ & - \\ & - \\ & - \end{aligned}$ | $\begin{aligned} & 500 \\ & 200 \\ & 300 \\ & 950 \\ & 1.2 \\ & 1.5 \end{aligned}$ | - - - - - - | nA <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> mA <br> mA | 1 |
| ImDOSC | Supply current - high gain mode (HGO=1) <br> - 32 kHz <br> - 4 MHz <br> - 8 MHz (RANGE=01) <br> - 16 MHz <br> - 24 MHz <br> - 32 MHz | - - - - - - | $\begin{gathered} 25 \\ 400 \\ 500 \\ 2.5 \\ 3 \\ 4 \end{gathered}$ | - - - - - - | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> mA <br> mA <br> mA | 1 |
| $\mathrm{C}_{\mathrm{x}}$ | EXTAL load capacitance | - | - | - |  | 2, 3 |
| $\mathrm{C}_{\mathrm{y}}$ | XTAL load capacitance | - | - | - |  | 2, 3 |

Table continues on the next page...

Table 14. Oscillator DC electrical specifications (continued)

| Symbol | Description | Min. | Typ. | Max. | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R}_{\mathrm{F}}$ | Feedback resistor - low-frequency, low-power mode (HGO=0) | - | - | - | $\mathrm{M} \Omega$ | 2, 4 |
|  | Feedback resistor — low-frequency, high-gain mode (HGO=1) | - | 10 | - | $\mathrm{M} \Omega$ |  |
|  | Feedback resistor - high-frequency, low-power mode (HGO=0) | - | - | - | $\mathrm{M} \Omega$ |  |
|  | Feedback resistor — high-frequency, high-gain mode (HGO=1) | - | 1 | - | $\mathrm{M} \Omega$ |  |
| $\mathrm{R}_{\mathrm{S}}$ | Series resistor - low-frequency, low-power mode ( $\mathrm{HGO}=0$ ) | - | - | - | $\mathrm{k} \Omega$ |  |
|  | Series resistor - low-frequency, high-gain mode ( $\mathrm{HGO}=1$ ) | - | 200 | - | $\mathrm{k} \Omega$ |  |
|  | Series resistor - high-frequency, low-power mode (HGO=0) | - | - | - | $k \Omega$ |  |
|  | Series resistor - high-frequency, high-gain mode (HGO=1) | - | 0 | - | k ת |  |
| $\mathrm{Vpp}^{5}$ | Peak-to-peak amplitude of oscillation (oscillator mode) - low-frequency, low-power mode $(\mathrm{HGO}=0)$ | - | 0.6 | - | V |  |
|  | Peak-to-peak amplitude of oscillation (oscillator mode) - low-frequency, high-gain mode ( $\mathrm{HGO}=1$ ) | - | $\mathrm{V}_{\mathrm{DD}}$ | - | V |  |
|  | Peak-to-peak amplitude of oscillation (oscillator mode) - high-frequency, low-power mode $(\mathrm{HGO}=0)$ | - | 0.6 | - | V |  |
|  | Peak-to-peak amplitude of oscillation (oscillator mode) - high-frequency, high-gain mode ( $\mathrm{HGO}=1$ ) | - | $\mathrm{V}_{\mathrm{DD}}$ | - | V |  |

1. $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$, Temperature $=25^{\circ} \mathrm{C}$
2. See crystal or resonator manufacturer's recommendation
3. $\mathrm{C}_{\mathrm{x}}, \mathrm{C}_{\mathrm{y}}$ can be provided by using either the integrated capacitors or by using external components.
4. When low power mode is selected, $R_{F}$ is integrated and must not be attached externally.
5. The EXTAL and XTAL pins should only be connected to required oscillator components and must not be connected to any other devices.

### 6.3.2.2 Oscillator frequency specifications

Table 15. Oscillator frequency specifications

| Symbol | Description | Min. | Typ. | Max. | Unit | Notes |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {osc_lo }}$ | Oscillator crystal or resonator frequency — low <br> frequency mode (MCG_C2[RANGE]=00) | 32 | - | 40 | kHz |  |

Table continues on the next page...

Table 15. Oscillator frequency specifications (continued)

| Symbol | Description | Min. | Typ. | Max. | Unit | Notes |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {osc_hi_1 }}$ | Oscillator crystal or resonator frequency - high <br> frequency mode (low range) <br> (MCG_C2[RANGE]=01) | 3 | - | 8 | MHz |  |
| $\mathrm{f}_{\text {osc_hi_2 }}$ | Oscillator crystal or resonator frequency - high <br> frequency mode (high range) <br> (MCG_C2[RANGE]=1x) | 8 | - | 32 | MHz |  |
| $\mathrm{f}_{\text {ec_extal }}$ | Input clock frequency (external clock mode) | - | - | 50 | MHz | 1,2 |
| $\mathrm{t}_{\text {dc_extal }}$ | Input clock duty cycle (external clock mode) | 40 | 50 | 60 | $\%$ |  |
| $\mathrm{t}_{\text {cst }}$ | Crystal startup time - 32 kHz low-frequency, <br> low-power mode (HGO=0) | - | 750 | - | ms | 3,4 |
|  | Crystal startup time - 32 kHz low-frequency, <br> high-gain mode (HGO=1) | - | 250 | - | ms |  |
|  | Crystal startup time - 8 MHz high-frequency <br> (MCG_C2[RANGE]=01), low-power mode <br> (HGO=0) | - | 0.6 | - | ms |  |

1. Other frequency limits may apply when external clock is being used as a reference for the FLL or PLL.
2. When transitioning from FBE to FEI mode, restrict the frequency of the input clock so that, when it is divided by FRDIV, it remains within the limits of the DCO input clock frequency.
3. Proper PC board layout procedures must be followed to achieve specifications.
4. Crystal startup time is defined as the time between the oscillator being enabled and the OSCINIT bit in the MCG_S register being set.

### 6.3.3 32kHz Oscillator Electrical Characteristics

This section describes the module electrical characteristics.

### 6.3.3.1 32kHz oscillator DC electrical specifications

Table 16. 32kHz oscillator DC electrical specifications

| Symbol | Description | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{BAT}}$ | Supply voltage | 1.71 | - | 3.6 | V |
| $\mathrm{R}_{\mathrm{F}}$ | Internal feedback resistor | - | 100 | - | $\mathrm{M} \Omega$ |
| $\mathrm{C}_{\text {para }}$ | Parasitical capacitance of EXTAL32 and XTAL32 | - | 5 | 7 | pF |
| $\mathrm{V}_{\mathrm{pp}}{ }^{1}$ | Peak-to-peak amplitude of oscillation | - | 0.6 | - | V |

1. The EXTAL32 and XTAL32 pins should only be connected to required oscillator components and must not be connected to any other devices.

### 6.3.3.2 32kHz oscillator frequency specifications

Table 17. 32kHz oscillator frequency specifications

| Symbol | Description | Min. | Typ. | Max. | Unit | Notes |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {osc_ıo }}$ | Oscillator crystal | - | 32.768 | - | kHz |  |
| $\mathrm{t}_{\text {start }}$ | Crystal start-up time | - | 1000 | - | ms | 1 |

1. Proper PC board layout procedures must be followed to achieve specifications.

### 6.4 Memories and memory interfaces

### 6.4.1 Flash electrical specifications

This section describes the electrical characteristics of the flash memory module.

### 6.4.1.1 Flash timing specifications - program and erase

The following specifications represent the amount of time the internal charge pumps are active and do not include command overhead.

Table 18. NVM program/erase timing specifications

| Symbol | Description | Min. | Typ. | Max. | Unit | Notes |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {hvpgm4 }}$ | Longword Program high-voltage time | - | 7.5 | 18 | $\mu \mathrm{~s}$ |  |
| $\mathrm{t}_{\text {hversscr }}$ | Sector Erase high-voltage time | - | 13 | 113 | ms | 1 |
| $\mathrm{t}_{\text {hversblk32k }}$ | Erase Block high-voltage time for 32 KB | - | 52 | 452 | ms | 1 |
| $\mathrm{t}_{\text {hversblk256k }}$ | Erase Block high-voltage time for 256 KB | - | 104 | 904 | ms | 1 |

1. Maximum time based on expectations at cycling end-of-life.

### 6.4.1.2 Flash timing specifications - commands Table 19. Flash command timing specifications

| Symbol | Description | Min. | Typ. | Max. | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {rd1blk32k }}$ <br> $\mathrm{t}_{\text {rd 1 blk256k }}$ | Read 1s Block execution time <br> - 32 KB data flash <br> - 256 KB program flash |  | - | $\begin{aligned} & 0.5 \\ & 1.7 \end{aligned}$ | ms <br> ms |  |
| $\mathrm{t}_{\text {rd } 1 \text { sec } 1 \mathrm{k}}$ | Read 1s Section execution time (data flash sector) | - | - | 60 | $\mu \mathrm{s}$ | 1 |
| $\mathrm{t}_{\text {rd1sec2k }}$ | Read 1s Section execution time (program flash sector) | - | - | 60 | $\mu \mathrm{s}$ | 1 |

Table continues on the next page...

Peripheral operating requirements and behaviors
Table 19. Flash command timing specifications (continued)

| Symbol | Description | Min. | Typ. | Max. | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {pgmchk }}$ | Program Check execution time | - | - | 45 | $\mu \mathrm{s}$ | 1 |
| $\mathrm{t}_{\text {rdrsrc }}$ | Read Resource execution time | - | - | 30 | $\mu \mathrm{s}$ | 1 |
| $\mathrm{t}_{\mathrm{pgm} 4}$ | Program Longword execution time | - | 65 | 145 | $\mu \mathrm{s}$ |  |
| $t_{\text {ersblk32k }}$ <br> tersblk256k | Erase Flash Block execution time <br> - 32 KB data flash <br> - 256 KB program flash | — | $\begin{gathered} 55 \\ 122 \end{gathered}$ | $\begin{aligned} & 465 \\ & 985 \end{aligned}$ | $\begin{aligned} & \mathrm{ms} \\ & \mathrm{~ms} \end{aligned}$ | 2 |
| $\mathrm{t}_{\text {ersscr }}$ | Erase Flash Sector execution time | - | 14 | 114 | ms | 2 |
| $t_{\text {pgmsec512p }}$ <br> $t_{\text {pgmsec512d }}$ <br> $\mathrm{t}_{\text {pgmsec } 1 \mathrm{kp}}$ <br> $t_{\text {pgmsec } 1 \mathrm{kd}}$ | Program Section execution time <br> - 512 B program flash <br> - 512 B data flash <br> - 1 KB program flash <br> - 1 KB data flash | $\begin{aligned} & - \\ & - \\ & - \end{aligned}$ | $\begin{aligned} & 2.4 \\ & 4.7 \\ & 4.7 \\ & 9.3 \end{aligned}$ | - - - | ms <br> ms <br> ms <br> ms |  |
| $\mathrm{t}_{\text {rdiall }}$ | Read 1s All Blocks execution time | - | - | 1.8 | ms |  |
| $\mathrm{t}_{\text {rdonce }}$ | Read Once execution time | - | - | 25 | $\mu \mathrm{s}$ | 1 |
| $\mathrm{t}_{\text {pgmonce }}$ | Program Once execution time | - | 65 | - | $\mu \mathrm{s}$ |  |
| $t_{\text {ersall }}$ | Erase All Blocks execution time | - | 175 | 1500 | ms | 2 |
| $\mathrm{t}_{\text {vfykey }}$ | Verify Backdoor Access Key execution time | - | - | 30 | $\mu \mathrm{s}$ | 1 |
| $t_{\text {swapx01 }}$ <br> $t_{\text {swapx02 }}$ <br> $t_{\text {swapx04 }}$ <br> $t_{\text {swapx08 }}$ | Swap Control execution time <br> - control code $0 \times 01$ <br> - control code 0x02 <br> - control code 0x04 <br> - control code $0 \times 08$ | - - - - | $\begin{gathered} 200 \\ 70 \\ 70 \\ - \end{gathered}$ | $\begin{gathered} - \\ 150 \\ 150 \\ 30 \end{gathered}$ | $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ |  |
| $\mathrm{t}_{\text {pgmpart32k }}$ | Program Partition for EEPROM execution time <br> - 32 KB FlexNVM | - | 70 | - | ms |  |
| $t_{\text {setramff }}$ <br> $\mathrm{t}_{\text {setram8k }}$ <br> $\mathrm{t}_{\text {setram32k }}$ | Set FlexRAM Function execution time: <br> - Control Code 0xFF <br> - 8 KB EEPROM backup <br> - 32 KB EEPROM backup | $\begin{aligned} & - \\ & - \\ & - \end{aligned}$ | $\begin{gathered} 50 \\ 0.3 \\ 0.7 \end{gathered}$ | $\begin{gathered} - \\ 0.5 \\ 1.0 \end{gathered}$ | $\mu \mathrm{s}$ <br> ms <br> ms |  |
| Byte-write to FlexRAM for EEPROM operation |  |  |  |  |  |  |
| $\mathrm{t}_{\text {eewr8bers }}$ | Byte-write to erased FlexRAM location execution time | - | 175 | 260 | $\mu \mathrm{s}$ | 3 |

Table continues on the next page...

Table 19. Flash command timing specifications (continued)

| Symbol | Description | Min. | Typ. | Max. | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {eewr8b8k }}$ <br> $\mathrm{t}_{\text {eewr8b16k }}$ <br> $t_{\text {eewr8b32k }}$ | Byte-write to FlexRAM execution time: <br> - 8 KB EEPROM backup <br> - 16 KB EEPROM backup <br> - 32 KB EEPROM backup | $\begin{aligned} & - \\ & - \\ & - \end{aligned}$ | $\begin{aligned} & 340 \\ & 385 \\ & 475 \end{aligned}$ | $\begin{aligned} & 1700 \\ & 1800 \\ & 2000 \end{aligned}$ | $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ $\mu \mathrm{s}$ |  |
| Word-write to FlexRAM for EEPROM operation |  |  |  |  |  |  |
| $\mathrm{t}_{\text {eewr16bers }}$ | Word-write to erased FlexRAM location execution time | - | 175 | 260 | $\mu \mathrm{s}$ |  |
| $t_{\text {eewr16b8k }}$ <br> $t_{\text {eewr16b16k }}$ <br> $t_{\text {eewr16b32k }}$ | Word-write to FlexRAM execution time: <br> - 8 KB EEPROM backup <br> - 16 KB EEPROM backup <br> - 32 KB EEPROM backup |  | $\begin{aligned} & 340 \\ & 385 \\ & 475 \end{aligned}$ | $\begin{aligned} & 1700 \\ & 1800 \\ & 2000 \end{aligned}$ | $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ |  |
| Longword-write to FlexRAM for EEPROM operation |  |  |  |  |  |  |
| $\mathrm{t}_{\text {eewr32bers }}$ | Longword-write to erased FlexRAM location execution time | - | 360 | 540 | $\mu \mathrm{s}$ |  |
| $t_{\text {eewr32b8k }}$ <br> $t_{\text {eewr32b16k }}$ <br> $t_{\text {eewr32b32k }}$ | Longword-write to FlexRAM execution time: <br> - 8 KB EEPROM backup <br> - 16 KB EEPROM backup <br> - 32 KB EEPROM backup | - | $\begin{aligned} & 545 \\ & 630 \\ & 810 \end{aligned}$ | $\begin{aligned} & 1950 \\ & 2050 \\ & 2250 \end{aligned}$ | $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ $\mu \mathrm{s}$ |  |

1. Assumes 25 MHz flash clock frequency.
2. Maximum times for erase parameters based on expectations at cycling end-of-life.
3. For byte-writes to an erased FlexRAM location, the aligned word containing the byte must be erased.

### 6.4.1.3 Flash current and power specfications

Table 20. Flash current and power specfications

| Symbol | Description | Typ. | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{I}_{\mathrm{DD} \_ \text {PGM }}$ | Worst case programming current in program flash | 10 | mA |

### 6.4.1.4 Reliability specifications

Table 21. NVM reliability specifications

| Symbol | Description | Min. | Typ. ${ }^{1}$ | Max. | Unit | Notes |  |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Program Flash |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {nvmretp10k }}$ | Data retention after up to 10 K cycles | 5 | 50 | - | years |  |  |
| $\mathrm{t}_{\text {nvmretp1k }}$ | Data retention after up to 1 K cycles | 20 | 100 | - | years |  |  |
| $\mathrm{n}_{\text {nvmcycp }}$ | Cycling endurance | 10 K | 50 K | - | cycles | 2 |  |

Table continues on the next page...

Table 21. NVM reliability specifications (continued)

| Symbol | Description | Min. | Typ. ${ }^{1}$ | Max. | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Data Flash |  |  |  |  |  |  |
| $\mathrm{t}_{\text {nvmretd10k }}$ | Data retention after up to 10 K cycles | 5 | 50 | - | years |  |
| $\mathrm{t}_{\text {nvmretd } 1 \mathrm{k}}$ | Data retention after up to 1 K cycles | 20 | 100 | - | years |  |
| $\mathrm{n}_{\text {nvmcycd }}$ | Cycling endurance | 10 K | 50 K | - | cycles | 2 |
| FlexRAM as EEPROM |  |  |  |  |  |  |
| $\mathrm{t}_{\text {nvmretee100 }}$ | Data retention up to $100 \%$ of write endurance | 5 | 50 | - | years |  |
| $\mathrm{t}_{\text {nvmretee10 }}$ | Data retention up to $10 \%$ of write endurance | 20 | 100 | - | years |  |
| $\mathrm{n}_{\text {nvmwree16 }}$ <br> $\mathrm{n}_{\text {nvmwree } 128}$ <br> $\mathrm{n}_{\text {nvmwree512 }}$ <br> $\mathrm{n}_{\text {nvmwree }} 4 \mathrm{k}$ <br> $\mathrm{n}_{\text {nvmwree8k }}$ | Write endurance <br> - EEPROM backup to FlexRAM ratio $=16$ <br> - EEPROM backup to FlexRAM ratio $=128$ <br> - EEPROM backup to FlexRAM ratio $=512$ <br> - EEPROM backup to FlexRAM ratio $=4096$ <br> - EEPROM backup to FlexRAM ratio $=8192$ | $\begin{gathered} 35 \mathrm{~K} \\ 315 \mathrm{~K} \\ 1.27 \mathrm{M} \\ 10 \mathrm{M} \\ 20 \mathrm{M} \end{gathered}$ | $\begin{gathered} 175 \mathrm{~K} \\ 1.6 \mathrm{M} \\ 6.4 \mathrm{M} \\ 50 \mathrm{M} \\ 100 \mathrm{M} \end{gathered}$ | - - - - | writes <br> writes <br> writes <br> writes <br> writes | 3 |

1. Typical data retention values are based on measured response accelerated at high temperature and derated to a constant $25^{\circ} \mathrm{C}$ use profile. Engineering Bulletin EB618 does not apply to this technology. Typical endurance defined in Engineering Bulletin EB619.
2. Cycling endurance represents number of program/erase cycles at $-40^{\circ} \mathrm{C} \leq T_{j} \leq 125^{\circ} \mathrm{C}$.
3. Write endurance represents the number of writes to each FlexRAM location at $-40^{\circ} \mathrm{C} \leq T j \leq 125^{\circ} \mathrm{C}$ influenced by the cycling endurance of the FlexNVM (same value as data flash) and the allocated EEPROM backup per subsystem. Minimum and typical values assume all byte-writes to FlexRAM.

### 6.4.1.5 Write endurance to FlexRAM for EEPROM

When the FlexNVM partition code is not set to full data flash, the EEPROM data set size can be set to any of several non-zero values.
The bytes not assigned to data flash via the FlexNVM partition code are used by the FTFL to obtain an effective endurance increase for the EEPROM data. The built-in EEPROM record management system raises the number of program/erase cycles that can be attained prior to device wear-out by cycling the EEPROM data through a larger EEPROM NVM storage space.
While different partitions of the FlexNVM are available, the intention is that a single choice for the FlexNVM partition code and EEPROM data set size is used throughout the entire lifetime of a given application. The EEPROM endurance equation and graph shown below assume that only one configuration is ever used.

$$
\text { Writes_subsystem }=\frac{\text { EEPROM }-2 \times \text { EEESPLIT } \times \text { EEESIZE }}{\text { EEESPLIT } \times \text { EEESIZE }}
$$

where

- Writes_subsystem - minimum number of writes to each FlexRAM location for subsystem (each subsystem can have different endurance)
- EEPROM - allocated FlexNVM for each EEPROM subsystem based on DEPART; entered with Program Partition command
- EEESPLIT - FlexRAM split factor for subsystem; entered with the Program Partition command
- EEESIZE - allocated FlexRAM based on DEPART; entered with Program Partition command
- Write_efficiency -
- 0.25 for 8 -bit writes to FlexRAM
- 0.50 for 16 -bit or 32 -bit writes to FlexRAM
- $\mathrm{n}_{\text {nvmcycd }}$ - data flash cycling endurance


Figure 10. EEPROM backup writes to FlexRAM

### 6.4.2 EzPort Switching Specifications

Table 22. EzPort switching specifications

| Num | Description | Min. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: |
|  | Operating voltage | 1.71 | 3.6 | V |
| EP1 | EZP_CK frequency of operation (all commands except <br> READ) | - | $\mathrm{f}_{\text {SYS }} / 2$ | MHz |
| EP1a | EZP_CK frequency of operation (READ command) | - | $\mathrm{f}_{\text {SYS }} / 8$ | MHz |
| EP2 | EZP_CS negation to next EZP_CS assertion | $2 \times \mathrm{t}_{\text {EZP_CK }}$ | - | ns |
| EP3 | EZP_CS input valid to EZP_CK high (setup) | 5 | - | ns |
| EP4 | EZP_CK high to EZP_CS input invalid (hold) | 5 | - | ns |
| EP5 | EZP_D input valid to EZP_CK high (setup) | 2 | - | ns |
| EP6 | EZP_CK high to EZP_D input invalid (hold) | - | - | ns |
| EP7 | EZP_CK low to EZP_Q output valid | 0 | $n$ | ns |
| EP8 | EZP_CK low to EZP_Q output invalid (hold) | - | 16 | ns |
| EP9 | EZP_CS negation to EZP_Q tri-state | ns |  |  |



Figure 11. EzPort Timing Diagram

### 6.4.3 Flexbus Switching Specifications

All processor bus timings are synchronous; input setup/hold and output delay are given in respect to the rising edge of a reference clock, FB_CLK. The FB_CLK frequency may be the same as the internal system bus frequency or an integer divider of that frequency.

The following timing numbers indicate when data is latched or driven onto the external bus, relative to the Flexbus output clock (FB_CLK). All other timing relationships can be derived from these values.

Table 23. Flexbus limited voltage range switching specifications

| Num | Description | Min. | Max. | Unit | Notes |
| :---: | :--- | :---: | :---: | :---: | :---: |
|  | Operating voltage | 2.7 | 3.6 | V |  |
|  | Frequency of operation | - | FB_CLK | MHz |  |
| FB1 | Clock period | 20 | - | ns |  |
| FB2 | Address, data, and control output valid | - | 11.5 | ns | 1 |
| FB3 | Address, data, and control output hold | 0.5 | - | ns | 1 |
| FB4 | Data and FB_TA input setup | 8.5 | - | ns | 2 |
| FB5 | Data and FB_TA input hold | 0.5 | - | ns | 2 |

1. Specification is valid for all $F B \_A D[31: 0], \overline{F B} \_B E / B W E n, \overline{F B} \_C S n, \overline{F B} \_O E, F B \_R / \bar{W}, \overline{F B} \_T B S T, F B \_T S I Z[1: 0], F B \_A L E$, and FB_TS.
2. Specification is valid for all FB_AD[31:0] and FB_TA.

Table 24. Flexbus full voltage range switching specifications

| Num | Description | Min. | Max. | Unit | Notes |
| :---: | :--- | :---: | :---: | :---: | :---: |
|  | Operating voltage | 1.71 | 3.6 | V |  |
|  | Frequency of operation | - | FB_CLK | MHz |  |
| FB1 | Clock period | $1 /$ FB_CLK | - | ns |  |
| FB2 | Address, data, and control output valid | - | 13.5 | ns | 1 |
| FB3 | Address, data, and control output hold | 0 | - | ns | 1 |
| FB4 | Data and FB_TA input setup | 13.7 | - | ns | 2 |
| FB5 | Data and FB_TA input hold | 0.5 | - | ns | 2 |

1. Specification is valid for all $F B \_A D[31: 0], \overline{F B} \_B E / B W E n, \overline{F B} \_C S n, \overline{F B} \_O E, F B \_R / \bar{W}, \overline{F B} \_T B S T, F B \_T S I Z[1: 0], F B \_A L E$, and FB_TS.
2. Specification is valid for all FB_AD[31:0] and FB_TA.

Peripheral operating requirements and behaviors


Figure 12. FlexBus read timing diagram


Figure 13. FlexBus write timing diagram

### 6.5 Security and integrity modules

There are no specifications necessary for the device's security and integrity modules.

### 6.6 Analog

Peripheral operating requirements and behaviors

### 6.6.1 ADC electrical specifications

The 16-bit accuracy specifications listed in Table 25 and Table 26 are achievable on the differential pins ADCx_DP0, ADCx_DM0.

The ADCx_DP2 and ADCx_DM2 ADC inputs are connected to the PGA outputs and are not direct device pins. Accuracy specifications for these pins are defined in Table 27 and Table 28.

All other ADC channels meet the 13-bit differential/12-bit single-ended accuracy specifications.

### 6.6.1.1 16-bit ADC operating conditions <br> Table 25. 16-bit ADC operating conditions

| Symbol | Description | Conditions | Min. | Typ. ${ }^{1}$ | Max. | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {DDA }}$ | Supply voltage | Absolute | 1.71 | - | 3.6 | V |  |
| $\Delta \mathrm{V}_{\text {DDA }}$ | Supply voltage | Delta to $\mathrm{V}_{\mathrm{DD}}\left(\mathrm{V}_{\mathrm{DD}}{ }^{-}\right.$ $V_{\text {DDA }}$ ) | -100 | 0 | +100 | mV | 2 |
| $\Delta \mathrm{V}_{\text {SSA }}$ | Ground voltage | Delta to $\mathrm{V}_{\mathrm{SS}}\left(\mathrm{V}_{\mathrm{SS}}-\right.$ $\mathrm{V}_{\mathrm{SSA}}$ ) | -100 | 0 | +100 | mV | 2 |
| $\mathrm{V}_{\text {REFH }}$ | ADC reference voltage high |  | 1.13 | $\mathrm{V}_{\text {DDA }}$ | $\mathrm{V}_{\text {DDA }}$ | V |  |
| $V_{\text {REFL }}$ | Reference voltage low |  | $\mathrm{V}_{\text {SSA }}$ | $\mathrm{V}_{\text {SSA }}$ | $\mathrm{V}_{\text {SSA }}$ | V |  |
| $\mathrm{V}_{\text {ADIN }}$ | Input voltage |  | $\mathrm{V}_{\text {REFL }}$ | - | $\mathrm{V}_{\text {REFH }}$ | V |  |
| $\mathrm{C}_{\text {ADIN }}$ | Input capacitance | - 16 bit modes <br> - 8/10/12 bit modes | — | $8$ | $\begin{gathered} 10 \\ 5 \end{gathered}$ | pF |  |
| $\mathrm{R}_{\text {ADIN }}$ | Input resistance |  | - | 2 | 5 | k $\Omega$ |  |
| $\mathrm{R}_{\text {AS }}$ | Analog source resistance | $13 / 12$ bit modes $\mathrm{f}_{\mathrm{ADCK}}<4 \mathrm{MHz}$ | - | - | 5 | $\mathrm{k} \Omega$ | 3 |
| $\mathrm{f}_{\text {ADCK }}$ | ADC conversion clock frequency | $\leq 13$ bit modes | 1.0 | - | 18.0 | MHz | 4 |
| $\mathrm{f}_{\text {ADCK }}$ | ADC conversion clock frequency | 16 bit modes | 2.0 | - | 12.0 | MHz | 4 |

Table continues on the next page...

Table 25. 16-bit ADC operating conditions (continued)

| Symbol | Description | Conditions | Min. | Typ. ${ }^{1}$ | Max. | Unit | Notes |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| C rate | ADC conversion <br> rate | $\leq 13$ bit modes <br> No ADC hardware <br> averaging <br> Continuous <br> conversions enabled, <br> subsequent conversion <br> time | 20.000 | - | 818.330 | Ksps | 5 |
| $\mathrm{C}_{\text {rate }}$ | ADC conversion <br> rate | 16 bit modes <br> No ADC hardware <br> averaging <br> Continuous <br> conversions enabled, <br> subsequent conversion <br> time | 37.037 | - | 461.467 | Ksps |  |

1. Typical values assume $\mathrm{V}_{\mathrm{DDA}}=3.0 \mathrm{~V}$, $\operatorname{Temp}=25^{\circ} \mathrm{C}, \mathrm{f}_{\mathrm{ADCK}}=1.0 \mathrm{MHz}$ unless otherwise stated. Typical values are for reference only and are not tested in production.
2. DC potential difference.
3. This resistance is external to MCU. The analog source resistance should be kept as low as possible in order to achieve the best results. The results in this datasheet were derived from a system which has $<8 \Omega$ analog source resistance. The $\mathrm{R}_{\mathrm{AS}} /$ $\mathrm{C}_{\mathrm{AS}}$ time constant should be kept to $<1 \mathrm{~ns}$.
4. To use the maximum ADC conversion clock frequency, the ADHSC bit should be set and the ADLPC bit should be clear.
5. For guidelines and examples of conversion rate calculation, download the ADC calculator tool: http://cache.freescale.com/ files/soft_dev_tools/software/app_software/converters/ADC_CALCULATOR_CNV.zip?fpsp=1


Figure 14. ADC input impedance equivalency diagram

Peripheral operating requirements and behaviors

### 6.6.1.2 16-bit ADC electrical characteristics

Table 26. 16-bit ADC characteristics ( $\mathrm{V}_{\text {REFH }}=\mathrm{V}_{\text {DDA }}, \mathrm{V}_{\text {REFL }}=\mathrm{V}_{\text {SSA }}$ )

| Symbol | Description | Conditions ${ }^{1}$ | Min. | Typ. ${ }^{2}$ | Max. | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| I DDA_ADC | Supply current |  | 0.215 | - | 1.7 | mA | 3 |
| $\mathrm{f}_{\text {ADACK }}$ | ADC asynchronous clock source | - ADLPC=1, ADHSC=0 <br> - $\operatorname{ADLPC}=1$, ADHSC=1 <br> - ADLPC=0, ADHSC=0 <br> - $\operatorname{ADLPC}=0$, ADHSC=1 | $\begin{aligned} & 1.2 \\ & 3.0 \\ & 2.4 \\ & 4.4 \end{aligned}$ | $\begin{aligned} & 2.4 \\ & 4.0 \\ & 5.2 \\ & 6.2 \end{aligned}$ | $\begin{aligned} & 3.9 \\ & 7.3 \\ & 6.1 \\ & 9.5 \end{aligned}$ | MHz <br> MHz <br> MHz <br> MHz | $\begin{gathered} \mathrm{t}_{\text {ADACK }}=1 / \\ \mathrm{f}_{\text {ADACK }} \end{gathered}$ |
|  | Sample Time | See Reference Manual chapter for sample times |  |  |  |  |  |
| TUE | Total unadjusted error | - 12 bit modes <br> - <12 bit modes |  | $\begin{gathered} \pm 4 \\ \pm 1.4 \end{gathered}$ | $\begin{aligned} & \pm 6.8 \\ & \pm 2.1 \end{aligned}$ | LSB ${ }^{4}$ | 5 |
| DNL | Differential nonlinearity | - 12 bit modes <br> - <12 bit modes |  | $\begin{aligned} & \pm 0.7 \\ & \pm 0.2 \end{aligned}$ | $\begin{gathered} -1.1 \text { to } \\ +1.9 \\ -0.3 \text { to } 0.5 \end{gathered}$ | LSB ${ }^{4}$ | 5 |
| INL | Integral nonlinearity | - 12 bit modes <br> - <12 bit modes |  | $\begin{aligned} & \pm 1.0 \\ & \pm 0.5 \end{aligned}$ | $\begin{gathered} -2.7 \text { to } \\ +1.9 \\ -0.7 \text { to } \\ +0.5 \end{gathered}$ | LSB ${ }^{4}$ | 5 |
| $\mathrm{EFS}_{\text {S }}$ | Full-scale error | - 12 bit modes <br> - <12 bit modes | - | $\begin{gathered} -4 \\ -1.4 \end{gathered}$ | $\begin{aligned} & -5.4 \\ & -1.8 \end{aligned}$ | LSB ${ }^{4}$ | $\begin{gathered} \mathrm{V}_{\mathrm{ADIN}}= \\ \mathrm{V}_{\mathrm{DDA}} \\ 5 \end{gathered}$ |
| $\mathrm{E}_{\mathrm{Q}}$ | Quantization error | - 16 bit modes <br> - $\leq 13$ bit modes |  | $-1 \text { to } 0$ | $\begin{gathered} \text { - } \\ \pm 0.5 \end{gathered}$ | LSB ${ }^{4}$ |  |
| ENOB | Effective number of bits | 16 bit differential mode <br> - $\operatorname{Avg}=32$ <br> - $A v g=4$ <br> 16 bit single-ended mode <br> - Avg=32 <br> - $A v g=4$ | 12.8 <br> 11.9 <br> 12.2 <br> 11.4 | $\begin{aligned} & 14.5 \\ & 13.8 \end{aligned}$ <br> 13.9 $13.1$ |  | bits <br> bits <br> bits <br> bits | 6 |
| SINAD | Signal-to-noise plus distortion | See ENOB | $6.02 \times \mathrm{ENOB}+1.76$ |  |  | dB |  |
| THD | Total harmonic distortion | 16 bit differential mode <br> - Avg=32 <br> 16 bit single-ended mode <br> - $\operatorname{Avg}=32$ |  | $\begin{aligned} & -94 \\ & -85 \end{aligned}$ |  | dB <br> dB | 7 |

Table continues on the next page...

Table 26. 16-bit ADC characteristics $\left(\mathrm{V}_{\text {REFH }}=\mathrm{V}_{\mathrm{DDA}}, \mathrm{V}_{\text {REFL }}=\mathrm{V}_{\mathrm{SSA}}\right)$ (continued)

| Symbol | Description | Conditions ${ }^{1}$ | Min. | Typ. ${ }^{2}$ | Max. | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SFDR | Spurious free dynamic range | 16 bit differential mode <br> - $\operatorname{Avg}=32$ <br> 16 bit single-ended mode <br> - $\operatorname{Avg}=32$ | $82$ $78$ | $95$ $90$ |  | dB <br> dB | 7 |
| $\mathrm{E}_{\text {IL }}$ | Input leakage error |  | $\mathrm{IIn} \times \mathrm{R}_{\text {AS }}$ |  |  | mV | $\mathrm{I}_{\ln =}=$ <br> leakage current <br> (refer to the MCU's voltage and current operating ratings) |
|  | Temp sensor slope | $-40^{\circ} \mathrm{C}$ to $105^{\circ} \mathrm{C}$ | - | 1.715 | - | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ |  |
| $\mathrm{V}_{\text {TEMP25 }}$ | Temp sensor voltage | $25^{\circ} \mathrm{C}$ | - | 719 | - | mV |  |

1. All accuracy numbers assume the ADC is calibrated with $V_{\text {REFH }}=V_{\text {DDA }}$
2. Typical values assume $\mathrm{V}_{\mathrm{DDA}}=3.0 \mathrm{~V}$, Temp $=25^{\circ} \mathrm{C}, \mathrm{f}_{\mathrm{ADCK}}=2.0 \mathrm{MHz}$ unless otherwise stated. Typical values are for reference only and are not tested in production.
3. The ADC supply current depends on the ADC conversion clock speed, conversion rate and the ADLPC bit (low power). For lowest power operation the ADLPC bit should be set, the HSC bit should be clear with 1 MHz ADC conversion clock speed.
4. $1 \mathrm{LSB}=\left(\mathrm{V}_{\text {REFH }}-\mathrm{V}_{\text {REFL }}\right) / 2^{\mathrm{N}}$
5. ADC conversion clock $<16 \mathrm{MHz}$, Max hardware averaging (AVGE $=\% 1$, AVGS $=\% 11$ )
6. Input data is 100 Hz sine wave. ADC conversion clock $<12 \mathrm{MHz}$.
7. Input data is 1 kHz sine wave. ADC conversion clock $<12 \mathrm{MHz}$.

Peripheral operating requirements and behaviors
Typical ADC 16-bit Differential ENOB vs ADC Clock
100Hz, 90\% FS Sine Input


Figure 15. Typical ENOB vs. ADC_CLK for 16-bit differential mode
Typical ADC 16-bit Single-Ended ENOB vs ADC Clock 100Hz, 90\% FS Sine Input


Figure 16. Typical ENOB vs. ADC_CLK for 16-bit single-ended mode

### 6.6.1.3 16-bit ADC with PGA operating conditions

Table 27. 16-bit ADC with PGA operating conditions

| Symbol | Description | Conditions | Min. | Typ. ${ }^{1}$ | Max. | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {DDA }}$ | Supply voltage | Absolute | 1.71 | - | 3.6 | V |  |
| $\mathrm{V}_{\text {REFPGA }}$ | PGA ref voltage |  | $\begin{gathered} \text { VREF_OU } \\ T \end{gathered}$ | VREF_OU | $\begin{gathered} \text { VREF_OU } \\ \text { T } \end{gathered}$ | V | 2, 3 |
| $\mathrm{V}_{\text {ADIN }}$ | Input voltage |  | $\mathrm{V}_{\text {SSA }}$ | - | $\mathrm{V}_{\text {DDA }}$ | V |  |
| $\mathrm{V}_{\mathrm{CM}}$ | Input Common Mode range |  | $\mathrm{V}_{\text {SSA }}$ | - | $V_{\text {DDA }}$ | V |  |
| $\mathrm{R}_{\text {PGAD }}$ | Differential input impedance | $\begin{aligned} & \text { Gain }=1,2,4,8 \\ & \text { Gain }=16,32 \\ & \text { Gain }=64 \end{aligned}$ | $\begin{aligned} & - \\ & - \end{aligned}$ | $\begin{aligned} & 128 \\ & 64 \\ & 32 \end{aligned}$ | $\begin{aligned} & - \\ & - \end{aligned}$ | k $\Omega$ | $\mathrm{IN}+$ to $\mathrm{IN}-4$ |
| $\mathrm{R}_{\text {AS }}$ | Analog source resistance |  | - | 100 | - | $\Omega$ | 5 |
| $\mathrm{T}_{\text {S }}$ | ADC sampling time |  | 1.25 | - | - | $\mu \mathrm{s}$ | 6 |
| $\mathrm{C}_{\text {rate }}$ | ADC conversion rate | $\leq 13$ bit modes <br> No ADC hardware averaging <br> Continuous conversions enabled <br> Peripheral clock $=50$ MHz | 18.484 | - | 450 | Ksps | 7 |
|  |  | 16 bit modes <br> No ADC hardware averaging <br> Continuous conversions enabled <br> Peripheral clock $=50$ MHz | 37.037 | - | 250 | Ksps | 8 |

1. Typical values assume $\mathrm{V}_{\mathrm{DDA}}=3.0 \mathrm{~V}$, $\mathrm{Temp}=25^{\circ} \mathrm{C}, \mathrm{f}_{\mathrm{ADCK}}=6 \mathrm{MHz}$ unless otherwise stated. Typical values are for reference only and are not tested in production.
2. ADC must be configured to use the internal voltage reference (VREF_OUT)
3. PGA reference is internally connected to the VREF_OUT pin. If the user wishes to drive VREF_OUT with a voltage other than the output of the VREF module, the VREF module must be disabled.
4. For single ended configurations the input impedance of the driven input is $R_{P G A D} / 2$
5. The analog source resistance $\left(R_{A S}\right)$, external to $M C U$, should be kept as minimum as possible. Increased $R_{A S}$ causes drop in PGA gain without affecting other performances. This is not dependent on ADC clock frequency.
6. The minimum sampling time is dependent on input signal frequency and ADC mode of operation. A minimum of $1.25 \mu \mathrm{~s}$ time should be allowed for $\mathrm{F}_{\text {in }}=4 \mathrm{kHz}$ at 16 -bit differential mode. Recommended ADC setting is: ADLSMP=1, ADLSTS=2 at 8 MHz ADC clock.
7. ADC clock $=18 \mathrm{MHz}, \mathrm{ADLSMP}=1, \mathrm{ADLST}=00, \mathrm{ADHSC}=1$
8. $\operatorname{ADC}$ clock $=12 \mathrm{MHz}, \operatorname{ADLSMP}=1, \mathrm{ADLST}=01, \mathrm{ADHSC}=1$

### 6.6.1.4 16-bit ADC with PGA characteristics with Chop enabled (ADC_PGA[PGACHPb] =0)

Table 28. 16-bit ADC with PGA characteristics

| Symbol | Description | Conditions | Min. | Typ. ${ }^{1}$ | Max. | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IDDA_PGA | Supply current | Low power (ADC_PGA[PGALPb]=0) | - | 420 | 644 | $\mu \mathrm{A}$ | 2 |
| $\mathrm{I}_{\text {DC_PGA }}$ | Input DC current |  | $\frac{2}{R_{\text {PGAD }}}\left(\frac{\left(V_{\text {REFPGA }} \times 0.583\right)-V_{\mathrm{CM}}}{(\text { Gain }+1)}\right)$ |  |  | A | 3 |
|  |  | $\begin{aligned} & \text { Gain }=1, V_{\text {REFPGA }}=1.2 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{CM}}=0.5 \mathrm{~V} \end{aligned}$ | - | 1.54 | - | $\mu \mathrm{A}$ |  |
|  |  | $\begin{aligned} & \text { Gain }=64, \mathrm{~V}_{\text {REFPGA }}=1.2 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{CM}}=0.1 \mathrm{~V} \end{aligned}$ | - | 0.57 | - | $\mu \mathrm{A}$ |  |
| G | Gain ${ }^{4}$ | - PGAG=0 <br> - PGAG=1 <br> - PGAG=2 <br> - PGAG=3 <br> - PGAG=4 <br> - PGAG=5 <br> - PGAG=6 | $\begin{gathered} 0.95 \\ 1.9 \\ 3.8 \\ 7.6 \\ 15.2 \\ 30.0 \\ 58.8 \end{gathered}$ | $\begin{gathered} 1 \\ 2 \\ 4 \\ 8 \\ 16 \\ 31.6 \\ 63.3 \end{gathered}$ | $\begin{gathered} 1.05 \\ 2.1 \\ 4.2 \\ 8.4 \\ 16.6 \\ 33.2 \\ 67.8 \end{gathered}$ |  | $\mathrm{R}_{\text {AS }}<100 \Omega$ |
| BW | Input signal bandwidth | - 16-bit modes <br> - < 16-bit modes |  | — | $\begin{gathered} 4 \\ 40 \end{gathered}$ | $\begin{aligned} & \mathrm{kHz} \\ & \mathrm{kHz} \end{aligned}$ |  |
| PSRR | Power supply rejection ratio | Gain=1 | - | -84 | - | dB | $\begin{gathered} \mathrm{V}_{\mathrm{DDA}}=3 \mathrm{~V} \\ \pm 100 \mathrm{mV}, \\ \mathrm{f}_{\mathrm{VDDA}}=50 \mathrm{~Hz}, \\ 60 \mathrm{~Hz} \end{gathered}$ |
| CMRR | Common mode rejection ratio | - Gain=1 <br> - Gain=64 | — | $\begin{aligned} & -84 \\ & -85 \end{aligned}$ | — | dB <br> dB | $\begin{gathered} \mathrm{V}_{\mathrm{CM}}= \\ 500 \mathrm{mVpp}, \\ \mathrm{f}_{\mathrm{VCM}}=50 \mathrm{~Hz}, \\ 100 \mathrm{~Hz} \end{gathered}$ |
| $\mathrm{V}_{\text {OFS }}$ | Input offset voltage |  | - | 0.2 | - | mV | Output offset = <br> $V_{\text {OFS }}{ }^{*}($ Gain +1$)$ |
| $\mathrm{T}_{\text {GSW }}$ | Gain switching settling time |  | - | - | 10 | $\mu \mathrm{s}$ | 5 |
| dG/dT | Gain drift over full temperature range | - Gain=1 <br> - Gain=64 | - | $\begin{gathered} 6 \\ 31 \end{gathered}$ | $\begin{aligned} & 10 \\ & 42 \end{aligned}$ | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ <br> ppm $/{ }^{\circ} \mathrm{C}$ |  |
| $\mathrm{dG} / \mathrm{dV}_{\text {DDA }}$ | Gain drift over supply voltage | - Gain=1 <br> - Gain=64 | - | $\begin{aligned} & 0.07 \\ & 0.14 \end{aligned}$ | $\begin{aligned} & 0.21 \\ & 0.31 \end{aligned}$ | $\begin{aligned} & \% / \mathrm{V} \\ & \% / \mathrm{V} \end{aligned}$ | $\begin{gathered} \mathrm{V}_{\mathrm{DDA}} \text { from } 1.71 \\ \text { to } 3.6 \mathrm{~V} \end{gathered}$ |

Table continues on the next page...

Table 28. 16-bit ADC with PGA characteristics (continued)

| Symbol | Description | Conditions | Min. | Typ. ${ }^{1}$ | Max. | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{E}_{\text {IL }}$ | Input leakage error | All modes | $\mathrm{I}_{\mathrm{In}} \times \mathrm{R}_{\text {AS }}$ |  |  | mV | $I_{\text {In }}=$ leakage current <br> (refer to the MCU's voltage and current operating ratings) |
| $\mathrm{V}_{\text {PP, DIFF }}$ | Maximum differential input signal swing |  | $\left(\frac{\left(\min \left(V_{X}, V_{\mathrm{DDA}}-V_{X}\right)-0.2\right) \times 4}{\text { Gain }}\right)$ <br> where $V_{X}=V_{\text {REFPGA }} \times 0.583$ |  |  | V | 6 |
| SNR | Signal-to-noise ratio | - Gain=1 <br> - Gain=64 | $\begin{aligned} & 80 \\ & 52 \end{aligned}$ | $\begin{aligned} & 90 \\ & 66 \end{aligned}$ | — | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ | 16-bit differential mode, Average $=32$ |
| THD | Total harmonic distortion | - Gain=1 <br> - Gain=64 | $\begin{aligned} & 85 \\ & 49 \end{aligned}$ | $\begin{gathered} 100 \\ 95 \end{gathered}$ | — | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ | 16-bit differential mode, Average=32, $\mathrm{f}_{\text {in }}=100 \mathrm{~Hz}$ |
| SFDR | Spurious free dynamic range | - Gain=1 <br> - Gain=64 | $\begin{aligned} & 85 \\ & 53 \end{aligned}$ | $\begin{gathered} 105 \\ 88 \end{gathered}$ | - | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ | 16-bit differential mode, Average=32, $\mathrm{f}_{\mathrm{in}}=100 \mathrm{~Hz}$ |
| ENOB | Effective number of bits | - Gain=1, Average=4 <br> - Gain=64, Average=4 <br> - Gain=1, Average=32 <br> - Gain=2, Average=32 <br> - Gain=4, Average=32 <br> - Gain=8, Average=32 <br> - Gain=16, Average=32 <br> - Gain=32, Average=32 <br> - Gain=64, Average=32 | 11.6 <br> 7.2 <br> 12.8 <br> 11.0 <br> 7.9 <br> 7.3 <br> 6.8 <br> 6.8 <br> 7.5 | $\begin{gathered} \hline 13.4 \\ 9.6 \\ 14.5 \\ 14.3 \\ 13.8 \\ 13.1 \\ 12.5 \\ 11.5 \\ 10.6 \end{gathered}$ | $\begin{aligned} & - \\ & - \\ & - \\ & - \\ & - \\ & - \\ & - \\ & - \end{aligned}$ | bits bits bits bits bits bits bits bits bits | 16-bit differential mode, $\mathrm{f}_{\mathrm{in}}=100 \mathrm{H}$ z |
| SINAD | Signal-to-noise plus distortion ratio | See ENOB |  | ENOB |  | dB |  |

1. Typical values assume $\mathrm{V}_{\mathrm{DDA}}=3.0 \mathrm{~V}$, $\mathrm{Temp}=25^{\circ} \mathrm{C}, \mathrm{f}_{\mathrm{ADCK}}=6 \mathrm{MHz}$ unless otherwise stated.
2. This current is a PGA module adder, in addition to ADC conversion currents.
3. Between $I N+$ and $I N-$. The PGA draws a DC current from the input terminals. The magnitude of the DC current is a strong function of input common mode voltage $\left(\mathrm{V}_{\mathrm{CM}}\right)$ and the PGA gain.
4. Gain $=2^{\text {PGAG }}$
5. After changing the PGA gain setting, a minimum of 2 ADC+PGA conversions should be ignored.
6. Limit the input signal swing so that the PGA does not saturate during operation. Input signal swing is dependent on the PGA reference voltage and gain setting.

### 6.6.2 CMP and 6-bit DAC electrical specifications

Table 29. Comparator and 6-bit DAC electrical specifications

| Symbol | Description | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{D D}$ | Supply voltage | 1.71 | - | 3.6 | V |
| $\mathrm{I}_{\text {DDHS }}$ | Supply current, High-speed mode (EN=1, PMODE=1) | - | - | 200 | $\mu \mathrm{A}$ |
| IDDLS | Supply current, low-speed mode (EN=1, PMODE=0) | - | - | 20 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {AIN }}$ | Analog input voltage | $\mathrm{V}_{\text {SS }}-0.3$ | - | $\mathrm{V}_{\mathrm{DD}}$ | V |
| $\mathrm{V}_{\text {AIO }}$ | Analog input offset voltage | - | - | 20 | mV |
| $\mathrm{V}_{\mathrm{H}}$ | Analog comparator hysteresis ${ }^{1}$ <br> - $\mathrm{CRO}[H Y S T C T R]=00$ <br> - $\operatorname{CRO}[H Y S T C T R]=01$ <br> - CRO[HYSTCTR] $=10$ <br> - $\operatorname{CRO}[H Y S T C T R]=11$ |  | $\begin{gathered} 5 \\ 10 \\ 20 \\ 30 \end{gathered}$ |  | mV <br> mV <br> mV <br> mV |
| $\mathrm{V}_{\text {CMPOh }}$ | Output high | $\mathrm{V}_{\mathrm{DD}}-0.5$ | - | - | V |
| $\mathrm{V}_{\text {CMPOI }}$ | Output low | - | - | 0.5 | V |
| $t_{\text {DHS }}$ | Propagation delay, high-speed mode (EN=1, PMODE=1) | 20 | 50 | 200 | ns |
| $t_{\text {DLS }}$ | Propagation delay, low-speed mode (EN=1, PMODE=0) | 80 | 250 | 600 | ns |
|  | Analog comparator initialization delay ${ }^{2}$ | - | - | 40 | $\mu \mathrm{s}$ |
| $\mathrm{I}_{\text {DAC6b }}$ | 6-bit DAC current adder (enabled) | - | 7 | - | $\mu \mathrm{A}$ |
| INL | 6-bit DAC integral non-linearity | -0.5 | - | 0.5 | $\mathrm{LSB}^{3}$ |
| DNL | 6-bit DAC differential non-linearity | -0.3 | - | 0.3 | LSB |

1. Typical hysteresis is measured with input voltage range limited to 0.6 to $\mathrm{V}_{\mathrm{DD}}-0.6 \mathrm{~V}$.
2. Comparator initialization delay is defined as the time between software writes to change control inputs (Writes to DACEN, VRSEL, PSEL, MSEL, VOSEL) and the comparator output settling to a stable level.
3. $1 \mathrm{LSB}=\mathrm{V}_{\text {reference }} / 64$


Figure 17. Typical hysteresis vs. Vin level (VDD=3.3V, PMODE=0)

Peripheral operating requirements and behaviors


Figure 18. Typical hysteresis vs. Vin level (VDD=3.3V, PMODE=1)

### 6.6.3 12-bit DAC electrical characteristics

### 6.6.3.1 12-bit DAC operating requirements

 Table 30. 12-bit DAC operating requirements| Symbol | Desciption | Min. | Max. | Unit | Notes |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DDA}}$ | Supply voltage | 1.71 | 3.6 | V |  |
| $\mathrm{~V}_{\mathrm{DACR}}$ | Reference voltage | 1.13 | 3.6 | V | 1 |
| $\mathrm{~T}_{\mathrm{A}}$ | Temperature | -40 | 105 | ${ }^{\circ} \mathrm{C}$ |  |
| $\mathrm{C}_{\mathrm{L}}$ | Output load capacitance | - | 100 | pF | 2 |
| $\mathrm{I}_{\mathrm{L}}$ | Output load current | - | 1 | mA |  |

1. The DAC reference can be selected to be VDDA or the voltage output of the VREF module (VREF_OUT)
2. A small load capacitance ( 47 pF ) can improve the bandwidth performance of the DAC

### 6.6.3.2 12-bit DAC operating behaviors

Table 31. 12-bit DAC operating behaviors

| Symbol | Description | Min. | Typ. | Max. | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{DDA}}$ <br> P | Supply current - low-power mode | - | - | 150 | $\mu \mathrm{A}$ |  |
| $\begin{gathered} \mathrm{I}_{\text {DDA_DAC }} \\ \mathrm{HP} \end{gathered}$ | Supply current - high-speed mode | - | - | 700 | $\mu \mathrm{A}$ |  |
| $\mathrm{t}_{\text {DACLP }}$ | Full-scale settling time (0x080 to 0xF7F) -low-power mode | - | 100 | 200 | $\mu \mathrm{s}$ | 1 |
| $\mathrm{t}_{\text {DACHP }}$ | Full-scale settling time (0x080 to 0xF7F) -high-power mode | - | 15 | 30 | $\mu \mathrm{s}$ | 1 |
| $\mathrm{t}_{\text {CCDACLP }}$ | Code-to-code settling time (0xBF8 to $0 x C 08$ ) - low-power mode and high-speed mode | - | 0.7 | 1 | $\mu \mathrm{s}$ | 1 |
| $\mathrm{V}_{\text {dacoutl }}$ | DAC output voltage range low - highspeed mode, no load, DAC set to $0 \times 000$ | - | - | 100 | mV |  |
| $\mathrm{V}_{\text {dacouth }}$ | DAC output voltage range high — highspeed mode, no load, DAC set to 0xFFF | $\begin{aligned} & V_{\text {DACR }} \\ & -100 \end{aligned}$ | - | $V_{\text {DACR }}$ | mV |  |
| INL | Integral non-linearity error - high speed mode | - | - | $\pm 8$ | LSB | 2 |
| DNL | Differential non-linearity error $-V_{\text {DACR }}>2$ V | - | - | $\pm 1$ | LSB | 3 |
| DNL | Differential non-linearity error $-\mathrm{V}_{\mathrm{DACR}}=$ VREF_OUT | - | - | $\pm 1$ | LSB | 4 |
| $\mathrm{V}_{\text {OFFSET }}$ | Offset error | - | $\pm 0.4$ | $\pm 0.8$ | \%FSR | 5 |
| $\mathrm{E}_{\mathrm{G}}$ | Gain error | - | $\pm 0.1$ | $\pm 0.6$ | \%FSR | 5 |
| PSRR | Power supply rejection ratio, $\mathrm{V}_{\text {DDA }}>=2.4 \mathrm{~V}$ | 60 |  | 90 | dB |  |
| $\mathrm{T}_{\mathrm{CO}}$ | Temperature coefficient offset voltage | - | 3.7 | - | $\mu \mathrm{V} / \mathrm{C}$ | 6 |
| $\mathrm{T}_{\mathrm{GE}}$ | Temperature coefficient gain error | - | 0.000421 | - | \%FSR/C |  |
| Rop | Output resistance load $=3 \mathrm{k} \Omega$ | - | - | 250 | $\Omega$ |  |
| SR | Slew rate $-80 \mathrm{~h} \rightarrow \mathrm{~F} 7 \mathrm{Fh} \rightarrow 80 \mathrm{~h}$ <br> - High power ( $\mathrm{SP}_{\mathrm{HP}}$ ) <br> - Low power ( $\mathrm{SP}_{\mathrm{LP}}$ ) | $\begin{gathered} 1.2 \\ 0.05 \end{gathered}$ | $\begin{gathered} 1.7 \\ 0.12 \end{gathered}$ | - | V/us |  |
| CT | Channel to channel cross talk | - | - | -80 | dB |  |
| BW | 3dB bandwidth <br> - High power ( $\mathrm{SP}_{\mathrm{HP}}$ ) <br> - Low power ( $\mathrm{SP}_{\mathrm{LP}}$ ) | $\begin{gathered} 550 \\ 40 \end{gathered}$ | - | - | kHz |  |

1. Settling within $\pm 1$ LSB
2. The INL is measured for $0+100 \mathrm{mV}$ to $\mathrm{V}_{\mathrm{DACR}}-100 \mathrm{mV}$
3. The DNL is measured for $0+100 \mathrm{mV}$ to $\mathrm{V}_{\mathrm{DACR}}-100 \mathrm{mV}$
4. The DNL is measured for $0+100 \mathrm{mV}$ to $\mathrm{V}_{\mathrm{DACR}}-100 \mathrm{mV}$ with $\mathrm{V}_{\mathrm{DDA}}>2.4 \mathrm{~V}$
5. Calculated by a best fit curve from $\mathrm{V}_{\mathrm{SS}}+100 \mathrm{mV}$ to $\mathrm{V}_{\mathrm{DACR}}-100 \mathrm{mV}$

K10 Sub-Family Data Sheet, Rev. 2, 4/2012.

## Peripheral operating requirements and behaviors

6. VDDA $=3.0 \mathrm{~V}$, reference select set for VDDA (DACx_CO:DACRFS $=1$ ), high power mode(DACx_C0:LPEN = 0), DAC set to $0 \times 800$, Temp range from -40 C to 105 C


Figure 19. Typical INL error vs. digital code


Figure 20. Offset at half scale vs. temperature

### 6.6.4 Voltage reference electrical specifications

Table 32. VREF full-range operating requirements

| Symbol | Description | Min. | Max. | Unit | Notes |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DDA}}$ | Supply voltage | 1.71 | 3.6 | V |  |
| $\mathrm{~T}_{\mathrm{A}}$ | Temperature | -40 | 105 | ${ }^{\circ} \mathrm{C}$ |  |
| $\mathrm{C}_{\mathrm{L}}$ | Output load capacitance | 100 |  | nF | 1,2 |

1. $C_{L}$ must be connected to VREF_OUT if the VREF_OUT functionality is being used for either an internal or external reference.
2. The load capacitance should not exceed $+/-25 \%$ of the nominal specified $C_{L}$ value over the operating temperature range of the device.

Peripheral operating requirements and behaviors
Table 33. VREF full-range operating behaviors

| Symbol | Description | Min. | Typ. | Max. | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {out }}$ | Voltage reference output with factory trim at nominal $\mathrm{V}_{\text {DDA }}$ and temperature $=25 \mathrm{C}$ | 1.1915 | 1.195 | 1.1977 | V |  |
| $V_{\text {out }}$ | Voltage reference output - factory trim | 1.1584 | - | 1.2376 | V |  |
| $V_{\text {out }}$ | Voltage reference output - user trim | 1.193 | - | 1.197 | V |  |
| $\mathrm{V}_{\text {step }}$ | Voltage reference trim step | - | 0.5 | - | mV |  |
| $\mathrm{V}_{\text {tdrift }}$ | Temperature drift (Vmax -Vmin across the full temperature range) | - | - | 80 | mV |  |
| $\mathrm{l}_{\mathrm{bg}}$ | Bandgap only current | - | - | 80 | $\mu \mathrm{A}$ | 1 |
| 1 lp | Low-power buffer current | - | - | 360 | uA | 1 |
| $\mathrm{I}_{\mathrm{hp}}$ | High-power buffer current | - | - | 1 | mA | 1 |
| $\Delta \mathrm{V}_{\text {LOAD }}$ | Load regulation <br> - current $= \pm 1.0 \mathrm{~mA}$ | - | 200 | - | $\mu \mathrm{V}$ | 1, 2 |
| $\mathrm{T}_{\text {stup }}$ | Buffer startup time | - | - | 20 | $\mu \mathrm{s}$ |  |
| $\mathrm{V}_{\text {vdrift }}$ | Voltage drift (Vmax - Vmin across the full voltage range) | - | 2 | - | mV | 1 |

1. See the chip's Reference Manual for the appropriate settings of the VREF Status and Control register.
2. Load regulation voltage is the difference between the VREF_OUT voltage with no load vs. voltage with defined load

Table 34. VREF limited-range operating requirements

| Symbol | Description | Min. | Max. | Unit | Notes |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{T}_{\mathrm{A}}$ | Temperature | 0 | 50 | ${ }^{\circ} \mathrm{C}$ |  |

Table 35. VREF limited-range operating behaviors

| Symbol | Description | Min. | Max. | Unit | Notes |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $V_{\text {out }}$ | Voltage reference output with factory trim | 1.173 | 1.225 | V |  |


| Symbol | Description | Min | Max | Unit | Notes |
| :--- | :--- | :--- | :--- | :--- | :---: |
| VREFH | Voltage reference <br> output with factory <br> trim | 1.173 | 1.225 | V |  |
| VREFL | Voltage reference <br> output | 0.38 | 0.42 | V |  |
| IBIASP_AFE_4 A | P-bias current <br> output | $3.5 \mu$ | $4.5 \mu$ | A |  |

### 6.7 Timers

See General switching specifications.

### 6.8 Communication interfaces

### 6.8.1 CAN switching specifications

See General switching specifications.

### 6.8.2 DSPI switching specifications (limited voltage range)

The DMA Serial Peripheral Interface (DSPI) provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. The tables below provide DSPI timing characteristics for classic SPI timing modes. Refer to the DSPI chapter of the Reference Manual for information on the modified transfer formats used for communicating with slower peripheral devices.

Table 37. Master mode DSPI timing (limited voltage range)

| Num | Description | Min. | Max. | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Operating voltage | 2.7 | 3.6 | V |  |
|  | Frequency of operation | - | 25 | MHz |  |
| DS1 | DSPI_SCK output cycle time | $2 \mathrm{xt} \mathrm{t}_{\text {BUS }}$ | - | ns |  |
| DS2 | DSPI_SCK output high/low time | (tsck/2) - 2 | $\left(t_{s c k} / 2\right)+2$ | ns |  |
| DS3 | DSPI_PCSn valid to DSPI_SCK delay | $\begin{gathered} \left(t_{B U S} \times 2\right)- \\ 2 \end{gathered}$ | - | ns | 1 |
| DS4 | DSPI_SCK to DSPI_PCSn invalid delay | $\begin{gathered} \left(t_{B U S} \times 2\right)- \\ 2 \end{gathered}$ | - | ns | 2 |
| DS5 | DSPI_SCK to DSPI_SOUT valid | - | 8.5 | ns |  |
| DS6 | DSPI_SCK to DSPI_SOUT invalid | -2 | - | ns |  |
| DS7 | DSPI_SIN to DSPI_SCK input setup | 15 | - | ns |  |
| DS8 | DSPI_SCK to DSPI_SIN input hold | 0 | - | ns |  |

1. The delay is programmable in SPIx_CTARn[PSSCK] and SPIx_CTARn[CSSCK].
2. The delay is programmable in SPIx_CTARn[PASC] and SPIx_CTARn[ASC].

Peripheral operating requirements and behaviors


Figure 21. DSPI classic SPI timing - master mode
Table 38. Slave mode DSPI timing (limited voltage range)

| Num | Description | Min. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: |
|  | Operating voltage | 2.7 | 3.6 | V |
|  | Frequency of operation |  | 12.5 | MHz |
| DS9 | DSPI_SCK input cycle time | $4 \times \mathrm{t}_{\text {Bus }}$ | - | ns |
| DS10 | DSPI_SCK input high/low time | $\left(\mathrm{t}_{\text {SCK }} / 2\right)-2$ | $\left(\mathrm{t}_{\text {SCK }} / 2\right)+2$ | ns |
| DS11 | DSPI_SCK to DSPI_SOUT valid | - | 10 | ns |
| DS12 | DSPI_SCK to DSPI_SOUT invalid | 0 | - | ns |
| DS13 | DSPI_SIN to DSPI_SCK input setup | 2 | - | ns |
| DS14 | DSPI_SCK to DSPI_SIN input hold | 7 | - | ns |
| DS15 | DSPI_SS active to DSPI_SOUT driven | - | 14 | ns |
| DS16 | DSPI_SS inactive to DSPI_SOUT not driven |  | 14 | ns |



Figure 22. DSPI classic SPI timing - slave mode

### 6.8.3 DSPI switching specifications (full voltage range)

The DMA Serial Peripheral Interface (DSPI) provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. The tables below provides DSPI timing characteristics for classic SPI timing modes. Refer to the DSPI chapter of the Reference Manual for information on the modified transfer formats used for communicating with slower peripheral devices.

Table 39. Master mode DSPI timing (full voltage range)

| Num | Description | Min. | Max. | Unit | Notes |
| :--- | :--- | :---: | :---: | :---: | :---: |
|  | Operating voltage | 1.71 | 3.6 | V | 1 |
|  | Frequency of operation | - | 12.5 | MHz |  |
| DS1 | DSPI_SCK output cycle time | $4 \times \mathrm{t}_{\mathrm{BUS}}$ | - | ns |  |
| DS2 | DSPI_SCK output high/low time | $\left(\mathrm{t}_{\text {SCK }} / 2\right)-4$ | $\left(\mathrm{t}_{\text {SCK/2 }}+4\right.$ | ns |  |
| DS3 | DSPI_PCSn valid to DSPI_SCK delay | $\left(\mathrm{t}_{\text {BUs }} \times 2\right)-$ | - | ns | 2 |
| DS4 | DSPI_SCK to DSPI_PCSn invalid delay | $\left(\mathrm{t}_{\text {BUs }} \times 2\right)-$ |  |  |  |
| 4 | - | ns | 3 |  |  |
| DS5 | DSPI_SCK to DSPI_SOUT valid | - | 10 | ns |  |
| DS6 | DSPI_SCK to DSPI_SOUT invalid | -4.5 | - | ns |  |
| DS7 | DSPI_SIN to DSPI_SCK input setup | 20.5 | - | ns |  |
| DS8 | DSPI_SCK to DSPI_SIN input hold | 0 | - | ns |  |

1. The DSPI module can operate across the entire operating voltage for the processor, but to run across the full voltage range the maximum frequency of operation is reduced.
2. The delay is programmable in SPIx_CTARn[PSSCK] and SPIx_CTARn[CSSCK].
3. The delay is programmable in SPIx_CTARn[PASC] and SPIx_CTARn[ASC].


Figure 23. DSPI classic SPI timing - master mode

Peripheral operating requirements and behaviors
Table 40. Slave mode DSPI timing (full voltage range)

| Num | Description | Min. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: |
|  | Operating voltage | 1.71 | 3.6 | V |
|  | Frequency of operation | - | 6.25 | MHz |
| DS9 | DSPI_SCK input cycle time | $8 \times \mathrm{t}_{\mathrm{BUS}}$ | - | ns |
| DS10 | DSPI_SCK input high/low time | $\left(\mathrm{t}_{\text {SCK }} / 2\right)-4$ | $\left(\mathrm{t}_{\text {SCK/2 }}+4\right.$ | ns |
| DS11 | DSPI_SCK to DSPI_SOUT valid | - | 20 | ns |
| DS12 | DSPI_SCK to DSPI_SOUT invalid | 0 | - | ns |
| DS13 | DSPI_SIN to DSPI_SCK input setup | 2 | - | ns |
| DS14 | DSPI_SCK to DSPI_SIN input hold | 7 | - | ns |
| DS15 | DSPI_SS active to DSPI_SOUT driven | - | 19 | ns |
| DS16 | DSPI_SS inactive to DSPI_SOUT not driven | - | 19 | ns |



Figure 24. DSPI classic SPI timing - slave mode

### 6.8.4 $I^{2} \mathrm{C}$ switching specifications

See General switching specifications.

### 6.8.5 UART switching specifications

See General switching specifications.

### 6.8.6 I2S/SAI Switching Specifications

This section provides the AC timing for the I2S/SAI module in master mode (clocks are driven) and slave mode (clocks are input). All timing is given for noninverted serial clock polarity (TCR2[BCP] is $0, \mathrm{RCR} 2[\mathrm{BCP}]$ is 0 ) and a noninverted frame sync (TCR4[FSP] is 0, RCR4[FSP] is 0 ). If the polarity of the clock and/or the frame sync have been inverted, all the timing remains valid by inverting the bit clock signal (BCLK) and/or the frame sync (FS) signal shown in the following figures.

### 6.8.6.1 Normal Run, Wait and Stop mode performance over the full operating voltage range

This section provides the operating performance over the full operating voltage for the device in Normal Run, Wait and Stop modes.

Table 41. I2S/SAI master mode timing in Normal Run, Wait and Stop modes (full voltage range)

| Num. | Characteristic | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  | Operating voltage | 1.71 | 3.6 | V |
| S1 | I2S_MCLK cycle time | 40 | - | ns |
| S2 | I2S_MCLK pulse width high/low | 45\% | 55\% | MCLK period |
| S3 | I2S_TX_BCLK/I2S_RX_BCLK cycle time (output) | 80 | - | ns |
| S4 | I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low | 45\% | 55\% | BCLK period |
| S5 | I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/ I2S_RX_FS output valid | - | 15 | ns |
| S6 | I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/ I2S_RX_FS output invalid | -1.0 | - | ns |
| S7 | I2S_TX_BCLK to I2S_TXD valid | - | 15 | ns |
| S8 | I2S_TX_BCLK to I2S_TXD invalid | 0 | - | ns |
| S9 | I2S_RXD/I2S_RX_FS input setup before I2S_RX_BCLK | 20.5 | - | ns |
| S10 | I2S_RXD/I2S_RX_FS input hold after I2S_RX_BCLK | 0 | - | ns |

Peripheral operating requirements and behaviors


Figure 25. I2S/SAI timing - master modes
Table 42. I2S/SAI slave mode timing in Normal Run, Wait and Stop modes (full voltage range)

| Num. | Characteristic | Min. | Max. | Unit |
| :--- | :--- | :--- | :--- | :--- |
|  | Operating voltage | 1.71 | 3.6 | V |
| S11 | I2S_TX_BCLK/I2S_RX_BCLK cycle time (input) | 80 | - | ns |
| S12 | I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low <br> (input) | $45 \%$ | $55 \%$ | MCLK period |
| S13 | I2S_TX_FS/I2S_RX_FS input setup before <br> I2S_TX_BCLK/I2S_RX_BCLK | 5.8 | - | ns |
| S14 | I2S_TX_FS/I2S_RX_FS input hold after <br> IS_TX_BCLK/I2S_RX_BCLK | 2 | - | ns |
| S15 | I2S_TX_BCLK to I2S_TXD/I2S_TX_FS output valid | - | 20.6 | ns |
| S16 | I2S_TX_BCLK to I2S_TXD/I2S_TX_FS output invalid | 0 | - | ns |
| S17 | I2S_RXD setup before I2S_RX_BCLK | 5.8 | - | ns |
| S18 | I2S_RXD hold after I2S_RX_BCLK | 2 | - | ns |
| S19 | I2S_TX_FS input assertion to I2S_TXD output valid ${ }^{1}$ | - | 25 | ns |

1. Applies to first bit in each frame and only if the TCR4[FSE] bit is clear


Figure 26. I2S/SAI timing - slave modes

### 6.8.6.2 VLPR, VLPW, and VLPS mode performance over the full operating voltage range

This section provides the operating performance over the full operating voltage for the device in VLPR, VLPW, and VLPS modes.

Table 43. I2S/SAI master mode timing in VLPR, VLPW, and VLPS modes (full voltage range)

| Num. | Characteristic | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  | Operating voltage | 1.71 | 3.6 | V |
| S1 | I2S_MCLK cycle time | 62.5 | - | ns |
| S2 | I2S_MCLK pulse width high/low | 45\% | 55\% | MCLK period |
| S3 | I2S_TX_BCLK/I2S_RX_BCLK cycle time (output) | 250 | - | ns |
| S4 | I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low | 45\% | 55\% | BCLK period |
| S5 | I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/ I2S_RX_FS output valid | - | 45 | ns |
| S6 | I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/ I2S_RX_FS output invalid | 0 | - | ns |
| S7 | I2S_TX_BCLK to I2S_TXD valid | - | 45 | ns |
| S8 | I2S_TX_BCLK to I2S_TXD invalid | 0 | - | ns |
| S9 | I2S_RXD/I2S_RX_FS input setup before I2S_RX_BCLK | 53 | - | ns |
| S10 | I2S_RXD/I2S_RX_FS input hold after I2S_RX_BCLK | 0 | - | ns |

Peripheral operating requirements and behaviors


Figure 27. I2S/SAI timing - master modes
Table 44. I2S/SAI slave mode timing in VLPR, VLPW, and VLPS modes (full voltage range)

| Num. | Characteristic | Min. | Max. | Unit |
| :--- | :--- | :--- | :--- | :--- |
|  | Operating voltage | 1.71 | 3.6 | V |
| S11 | I2S_TX_BCLK/I2S_RX_BCLK cycle time (input) | 250 | - | ns |
| S12 | I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low <br> (input) | $45 \%$ | $55 \%$ | MCLK period |
| S13 | I2S_TX_FS/I2S_RX_FS input setup before <br> I2S_TX_BCLK/I2S_RX_BCLK | 30 | - | ns |
| S14 | I2S_TX_FS/I2S_RX_FS input hold after <br> I2S_TX_BCLK/I2S_RX_BCLK | 7.6 | - | ns |
| S15 | I2S_TX_BCLK to I2S_TXD/I2S_TX_FS output valid | - | 67 | ns |
| S16 | I2S_TX_BCLK to I2S_TXD/I2S_TX_FS output invalid | 0 | - | ns |
| S17 | I2S_RXD setup before I2S_RX_BCLK | 30 | - | ns |
| S18 | I2S_RXD hold after I2S_RX_BCLK | 6.5 | - | ns |
| S19 | I2S_TX_FS input assertion to I2S_TXD output valid ${ }^{1}$ | - | 72 | ns |

1. Applies to first bit in each frame and only if the TCR4[FSE] bit is clear


Figure 28. I2S/SAI timing - slave modes

### 6.9 Human-machine interfaces (HMI)

### 6.9.1 TSI electrical specifications

Table 45. TSI electrical specifications

| Symbol | Description | Min. | Typ. | Max. | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {DDTSI }}$ | Operating voltage | 1.71 | - | 3.6 | V |  |
| C ELE | Target electrode capacitance range | 1 | 20 | 500 | pF | 1 |
| $\mathrm{f}_{\text {REFmax }}$ | Reference oscillator frequency | - | 8 | 15 | MHz | 2, 3 |
| $\mathrm{f}_{\text {ELEmax }}$ | Electrode oscillator frequency | - | 1 | 1.8 | MHz | 2, 4 |
| $\mathrm{C}_{\text {REF }}$ | Internal reference capacitor | - | 1 | - | pF |  |
| $\mathrm{V}_{\text {DELTA }}$ | Oscillator delta voltage | - | 500 | - | mV | 2, 5 |
| $\mathrm{I}_{\text {REF }}$ | Reference oscillator current source base current <br> - $2 \mu \mathrm{~A}$ setting (REFCHRG $=0$ ) <br> - $32 \mu \mathrm{~A}$ setting (REFCHRG $=15$ ) | — | $\begin{gathered} 2 \\ 36 \end{gathered}$ | $\begin{gathered} 3 \\ 50 \end{gathered}$ | $\mu \mathrm{A}$ | 2, 6 |
| $I_{\text {ELE }}$ | Electrode oscillator current source base current <br> - $2 \mu \mathrm{~A}$ setting (EXTCHRG $=0$ ) <br> - $32 \mu \mathrm{~A}$ setting (EXTCHRG = 15) | — | $\begin{gathered} 2 \\ 36 \end{gathered}$ | $\begin{gathered} 3 \\ 50 \end{gathered}$ | $\mu \mathrm{A}$ | 2, 7 |
| Pres5 | Electrode capacitance measurement precision | - | 8.3333 | 38400 | fF/count | 8 |
| Pres20 | Electrode capacitance measurement precision | - | 8.3333 | 38400 | fF/count | 9 |
| Pres100 | Electrode capacitance measurement precision | - | 8.3333 | 38400 | fF/count | 10 |
| MaxSens | Maximum sensitivity | 0.003 | 12.5 | - | fF/count | 11 |
| Res | Resolution | - | - | 16 | bits |  |

Table continues on the next page...

Table 45. TSI electrical specifications (continued)

| Symbol | Description | Min. | Typ. | Max. | Unit | Notes |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{T}_{\text {Con20 }}$ | Response time @ 20 pF | 8 | 15 | 25 | $\mu \mathrm{~s}$ | 12 |
| $\mathrm{I}_{\text {TSI_RUN }}$ | Current added in run mode | - | 55 | - | $\mu \mathrm{A}$ |  |
| $\mathrm{I}_{\text {TSI_LP }}$ | Low power mode current adder | - | 1.3 | 2.5 | $\mu \mathrm{~A}$ | 13 |

1. The TSI module is functional with capacitance values outside this range. However, optimal performance is not guaranteed.
2. Fixed external capacitance of 20 pF .
3. REFCHRG $=2$, EXTCHRG=0.
4. REFCHRG $=0$, EXTCHRG $=10$.
5. $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$.
6. The programmable current source value is generated by multiplying the SCANC[REFCHRG] value and the base current.
7. The programmable current source value is generated by multiplying the SCANC[EXTCHRG] value and the base current.
8. Measured with a 5 pF electrode, reference oscillator frequency of $10 \mathrm{MHz}, \mathrm{PS}=128, \mathrm{NSCN}=8$; lext $=16$.
9. Measured with a 20 pF electrode, reference oscillator frequency of $10 \mathrm{MHz}, \mathrm{PS}=128, \mathrm{NSCN}=2$; lext $=16$.
10. Measured with a 20 pF electrode, reference oscillator frequency of $10 \mathrm{MHz}, \mathrm{PS}=16, \mathrm{NSCN}=3$; lext = 16 .
11. Sensitivity defines the minimum capacitance change when a single count from the TSI module changes, it is equal to ( $\mathrm{C}_{\text {ref }}$ ${ }^{*} I_{\text {ext }} / /\left(I_{\text {ref }}{ }^{*} P S\right.$ * NSCN). Sensitivity depends on the configuration used. The typical value listed is based on the following configuration: lext $=6 \mu \mathrm{~A}(E X T C H R G=2), \mathrm{PS}=128, \mathrm{NSCN}=2, \mathrm{I}_{\text {ref }}=16 \mu \mathrm{~A}($ REFCHRG $=7), \mathrm{C}_{\text {ref }}=1.0 \mathrm{pF}$. The minimum sensitivity describes the smallest possible capacitance that can be measured by a single count (this is the best sensitivity but is described as a minimum because it's the smallest number). The minimum sensitivity parameter is based on the following configuration: $I_{\text {ext }}=2 \mu \mathrm{~A}(E X T C H R G=0), P S=128, N S C N=32, I_{\text {ref }}=32 \mu \mathrm{~A}(R E F C H R G=15)$.
12. Time to do one complete measurement of the electrode. Sensitivity resolution of $0.0133 \mathrm{pF}, \mathrm{PS}=0, \mathrm{NSCN}=0,1$ electrode, EXTCHRG $=7$.
13. REFCHRG=0, EXTCHRG=4, PS=7, NSCN=0F, LPSCNITV=F, LPO is selected ( 1 kHz ), and fixed external capacitance of 20 pF . Data is captured with an average of 7 periods window.

## 7 Dimensions

### 7.1 Obtaining package dimensions

Package dimensions are provided in package drawings.
To find a package drawing, go to http://www.freescale.com and perform a keyword search for the drawing's document number:

| If you want the drawing for this package | Then use this document number |
| :--- | :--- |
| 100-pin LQFP | 98 ASS 23308 W |
| 104-pin MAPBGA | $98 A S A 00344 \mathrm{D}$ |

## 8 Pinout

### 8.1 K10 Signal Multiplexing and Pin Assignments

The following table shows the signals available on each pin and the locations of these pins on the devices supported by this document. The Port Control Module is responsible for selecting which ALT functionality is available on each pin.

| $\begin{aligned} & 104 \\ & \text { MAP } \\ & \text { BGA } \end{aligned}$ | $\begin{gathered} 100 \\ \text { LQFP } \end{gathered}$ | Pin Name | Default | ALTO | ALT1 | ALT2 | ALT3 | ALT4 | ALT5 | ALT6 | ALT7 | EzPort |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| E4 | 1 | PTEO | ADC1_SE4a | ADC1_SE4a | PTEO | SP11_PCS1 | UART1_TX |  |  | I2C1_SDA | RTC_CLKOUT |  |
| E3 | 2 | PTE1 <br> LLWU_PO | ADC1_SE5a | ADC1_SE5a | PTE1 LLWU_PO | SPIT_SOUT | UART1_RX |  |  | I2C1_SCL | SPII_SIN |  |
| E2 | 3 | PTE2 LLWU_P1 | ADC1_SE6a | ADC1_SE6a | PTE2 <br> LLWUP1 | SPl1_SCK | $\begin{aligned} & \text { UART1_CTS_ } \\ & b \end{aligned}$ |  |  |  |  |  |
| F4 | 4 | PTE3 | ADC1_SE7a | ADC1_SE7a | PTE3 | SPI_SIN | UART1_RTS_ b |  |  |  | SPIT_SOUT |  |
| E7 | - | VDD | VDD | VDD |  |  |  |  |  |  |  |  |
| F7 | - | VSS | VSS | VSS |  |  |  |  |  |  |  |  |
| H7 | 5 | PTE4 LLWU_P2 | DISABLED |  | PTE4\| <br> LLWU_P2 | SPITPCSO | UART3_TX |  |  |  |  |  |
| G4 | 6 | PTE5 | DISABLED |  | PTE5 | SP11_PCS2 | UART3_RX |  |  |  |  |  |
| F3 | 7 | PTE6 | DISABLED |  | PTE6 | SP11_PCS3 | $\begin{aligned} & \text { UART3_CTS_ } \\ & b \end{aligned}$ | I2SO_MCLK |  |  |  |  |
| E6 | 8 | VDD | VDD | VDD |  |  |  |  |  |  |  |  |
| G7 | 9 | VSS | VSS | VSS |  |  |  |  |  |  |  |  |
| F1 | 10 | PTE16 | ADCO_SE4a | ADCO_SE4a | PTE16 | SPIO_PCSO | UART2_TX | FTM_CLKINO |  | FTMO_FLT3 |  |  |
| F2 | 11 | PTE17 | ADCO_SE5a | ADCO_SE5a | PTE17 | SPIOSCK | UART2_RX | FTM_CLKIN1 |  | $\begin{aligned} & \text { LPTMRO_ } \\ & \text { ALT3 } \end{aligned}$ |  |  |
| G1 | 12 | PTE18 | ADCO_SE6a | ADCO_SE6a | PTE18 | SPIO_SOUT | $\begin{aligned} & \text { UART2_CTS_ } \\ & \mathrm{b} \end{aligned}$ | I2CO_SDA |  |  |  |  |
| G2 | 13 | PTE19 | ADCO_SE7a | ADCO_SE7a | PTE19 | SPIO_SIN | UART2_RTS_ | 12CO_SCL |  |  |  |  |
| L6 | - | VSS | VSS | VSS |  |  |  |  |  |  |  |  |
| H1 | 14 | ADCO_DP1 | ADCO_DP1 | ADCO_DP1 |  |  |  |  |  |  |  |  |
| H2 | 15 | ADCO_DM1 | ADCO_DM1 | ADCO_DM1 |  |  |  |  |  |  |  |  |
| J1 | 16 | ADC1_DP1 | ADC1_DP1 | ADC1_DP1 |  |  |  |  |  |  |  |  |
| J2 | 17 | ADC1_DM1 | ADC1_DM1 | ADC1_DM1 |  |  |  |  |  |  |  |  |
| K1 | 18 | PGAO_DP ADCO_DPO/ ADC1_DP3 | PGAO_DP ADCO_DPO/ ADC1_DP3 | PGAO_DP ADCO_DPO/ ADC1_DP3 |  |  |  |  |  |  |  |  |
| K2 | 19 | $\begin{aligned} & \text { PGAO_DM/ } \\ & \text { ADCO_DMO/ } \\ & \text { ADC1_DM3 } \end{aligned}$ | $\begin{aligned} & \hline \text { PGAO_DM/ } \\ & \text { ADCO_DMO/ } \\ & \text { ADC1_DM3 } \end{aligned}$ | PGAO_DM ADCO_DMO/ ADC1_DM3 |  |  |  |  |  |  |  |  |
| L1 | 20 | PGA1_DP ADC1 DPO/ ADCO DP3 | PGA1_DP ADC1 _DPO/ ADCO DP3 | PGA1_DP/ ADC1_DPO/ ADCO_DP3 |  |  |  |  |  |  |  |  |
| L2 | 21 | PGA1_DM ADC1_DMO/ ADCO DM3 | PGA1_DMI ADC1_DMO ADCO_DM3 | PGA1_DM ADC1_DMOI ADCO_DM3 |  |  |  |  |  |  |  |  |

K10 Sub-Family Data Sheet, Rev. 2, 4/2012.

Pinout

| $\begin{aligned} & 104 \\ & \text { MAP } \\ & \text { BGA } \end{aligned}$ | $\begin{gathered} 100 \\ \text { LQFP } \end{gathered}$ | Pin Name | Default | ALTO | ALT1 | ALT2 | ALT3 | ALT4 | ALT5 | ALT6 | ALT7 | EzPort |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| F5 | 22 | VDDA | VDDA | VDDA |  |  |  |  |  |  |  |  |
| G5 | 23 | VREFH | VREFH | VREFH |  |  |  |  |  |  |  |  |
| G6 | 24 | VREFL | VREFL | VREFL |  |  |  |  |  |  |  |  |
| F6 | 25 | VSSA | VSSA | VSSA |  |  |  |  |  |  |  |  |
| L3 | 26 | VREF_OUT/ <br> CMP1_IN5/ <br> CMPO_IN5/ <br> ADC1_SE18 | VREF_OUT/ <br> CMP1_N5/ <br> CMPO_IN5/ <br> ADC1_SE18 | $\begin{aligned} & \text { VREF_OUT/ } \\ & \text { CMP1_IN5/ } \\ & \text { CMPO_IN5/ } \\ & \text { ADC1_SE18 } \end{aligned}$ |  |  |  |  |  |  |  |  |
| K5 | 27 | DACO_OUT/ CMP1_N3/ ADCO_SE23 | DACO_OUT/ CMP1_IN3/ ADCO_SE23 | DACO_OUT/ CMP1_N3/ ADCO_SE23 |  |  |  |  |  |  |  |  |
| L7 | - | RTC WAKEUP B | RTC_ WAKEUP_B | RTC_ WAKEUP_B |  |  |  |  |  |  |  |  |
| L4 | 28 | XTAL32 | XTAL32 | XTAL32 |  |  |  |  |  |  |  |  |
| L5 | 29 | EXTAL32 | EXTAL32 | EXTAL32 |  |  |  |  |  |  |  |  |
| K6 | 30 | VBAT | VBAT | VBAT |  |  |  |  |  |  |  |  |
| H5 | 31 | PTE24 | ADCO_SE17 | ADCO_SE17 | PTE24 |  | UART4_TX |  |  | EWM_OUT_b |  |  |
| J5 | 32 | PTE25 | ADCO_SE18 | ADCO_SE18 | PTE25 |  | UARTT_RX |  |  | EWM_IN |  |  |
| H6 | 33 | PTE26 | DISABLED |  | PTE26 |  | $\begin{aligned} & \hline \text { UART4_CTS_ } \\ & b \end{aligned}$ |  |  | RTC_CLKOUT |  |  |
| J6 | 34 | PTAO | JTAG_TCLK SWD_CLK EZP_CLK | TSIO_CH1 | PTAO | $\begin{aligned} & \hline \text { UARTO_CTS_ } \\ & b / \\ & \text { UARTO_COL_ } \\ & b \end{aligned}$ | FTMO_CH5 |  |  |  | JTAG_TCLKI SWD_CLK | EZP_CLK |
| H8 | 35 | PTA1 | $\begin{aligned} & \hline \text { JTAG_TDI\| } \\ & \text { EZP_DI } \end{aligned}$ | TSIO_CH2 | PTA1 | UARTO_RX | FTMO_CH6 |  |  |  | JTAG_TDI | EZP_D |
| $J 7$ | 36 | PTA2 | $\begin{aligned} & \text { JTAG_TDO/ } \\ & \text { TRACE_SWO/ } \\ & \text { EZP_DO } \end{aligned}$ | TSIO_CH3 | PTA2 | UARTO_TX | FTMO_CH7 |  |  |  | $\begin{aligned} & \text { JTAG_TDO/ } \\ & \text { TRACE_SWO } \end{aligned}$ | EZP_DO |
| H9 | 37 | PTA3 | $\begin{array}{\|l\|} \hline \text { JTAG_TMS/ } \\ \text { SWD_DIO } \end{array}$ | TSIO_CH4 | PTA3 | $\begin{aligned} & \hline \text { UARTO_RTS_ } \\ & b \end{aligned}$ | FTMO_CHO |  |  |  | $\begin{aligned} & \text { JTAG_TMS/ } \\ & \text { SWD_DIO } \end{aligned}$ |  |
| J8 | 38 | PTA4/ LLWU_P3 | $\begin{aligned} & \text { NMI_b/ } \\ & \text { EZP_CS_b } \end{aligned}$ | TSIO_CH5 | PTA4/ LLWU_P3 |  | FTMO_CH1 |  |  |  | NMI_b | EZP_CS_b |
| K7 | 39 | PTA5 | DISABLED |  | PTA5 |  | FTMO_CH2 |  | CMP2_OUT | $\begin{array}{\|l\|} \hline 12 S O-T X \\ \text { BCLK } \end{array}$ | $\begin{aligned} & \text { JTAG_TRST_ } \\ & \mathrm{b} \end{aligned}$ |  |
| E5 | 40 | VDD | VDD | VDD |  |  |  |  |  |  |  |  |
| G3 | 41 | VSS | VSS | VSS |  |  |  |  |  |  |  |  |
| K8 | 42 | PTA12 | CMP2_IN0 | CMP2_INO | PTA12 | CANO_TX | FTM1_CHO |  |  | 12SO_TXDO | $\begin{aligned} & \text { FTM1_QD_ } \\ & \text { PHA } \end{aligned}$ |  |
| L8 | 43 | PTA13/ LLWU_P4 | CMP2_IN1 | CMP2_IN1 | $\begin{aligned} & \text { PTA13/ } \\ & \text { LLWU_P4 } \end{aligned}$ | CANO_RX | FTM1_CH1 |  |  | 12SO_TX_FS | $\begin{aligned} & \text { FTM1_QD_ } \\ & \text { PHB } \end{aligned}$ |  |
| K9 | 44 | PTA14 | DISABLED |  | PTA14 | SPIO_PCSO | UARTOTX |  |  | $\begin{aligned} & \text { I2SO_RX } \\ & \text { BCLK } \end{aligned}$ | 12SO_TXD1 |  |
| L9 | 45 | PTA15 | DISABLED |  | PTA15 | SPIO_SCK | UARTORX |  |  | 12SO_RXDO |  |  |
| J10 | 46 | PTA16 | DISABLED |  | PTA16 | SPIO_SOUT | $\begin{aligned} & \hline \text { UARTO_CTS_ } \\ & \mathrm{b} / \end{aligned}$ |  |  | 12SO_RX_FS | 12SO_RXD1 |  |

K10 Sub-Family Data Sheet, Rev. 2, 4/2012.

| $\begin{aligned} & 104 \\ & \text { MAP } \\ & \text { BGA } \end{aligned}$ | $\begin{gathered} 100 \\ \text { LQFP } \end{gathered}$ | Pin Name | Default | ALTO | ALT1 | ALT2 | ALT3 | ALT4 | ALT5 | ALT6 | ALT7 | EzPort |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  | UARTO_COL |  |  |  |  |  |
| H10 | 47 | PTA17 | ADC1_SE17 | ADC1_SE17 | PTA17 | SPIO_SIN | UARTO_RTS_ b |  |  | 12SO_MCLK |  |  |
| L10 | 48 | VDD | VDD | VDD |  |  |  |  |  |  |  |  |
| K10 | 49 | VSS | VSS | VSS |  |  |  |  |  |  |  |  |
| L11 | 50 | PTA18 | EXTALO | EXTALO | PTA18 |  | FTMO_FLT2 | FTM_CLKINO |  |  |  |  |
| K11 | 51 | PTA19 | XTALO | XTALO | PTA19 |  | FTM1_FLTO | FTM_CLKIN1 |  |  |  |  |
| J11 | 52 | RESET_b | RESET_b | RESET_b |  |  |  |  |  |  |  |  |
| G11 | 53 | PTBO <br> LLWU_P5 | ADCO_SE8/ ADC1_SE8/ TSIO_CHO | ADCO_SE8/ <br> ADC1_SE8/ <br> TSIO_CHO | PTBO LLWU_P5 | 12CO_SCL | FTM1_CHO |  |  | $\begin{aligned} & \text { FTM1_QD_ } \\ & \text { PHA } \end{aligned}$ |  |  |
| G10 | 54 | PTB1 | $\begin{aligned} & \hline \text { ADCO_SE9/ } \\ & \text { ADC1_SE9/ } \\ & \text { TSIO_CH6 } \end{aligned}$ | ADCO_SE9/ ADC1_SE9/ TSIO_CH6 | PTB1 | 12CO_SDA | FTM1_CH1 |  |  | $\begin{aligned} & \text { FTM1_QD_ } \\ & \text { PHB } \end{aligned}$ |  |  |
| G9 | 55 | PTB2 | $\begin{aligned} & \text { ADCO_SE12/ } \\ & \text { TSIO_CH7 } \end{aligned}$ | $\begin{array}{\|l} \hline \text { ADCO_SE12/ } \\ \text { TSIO_CH7 } \end{array}$ | PTB2 | 12CO_SCL | UARTO_RTS_ b |  |  | FTMO_FLT3 |  |  |
| G8 | 56 | PTB3 | $\begin{aligned} & \text { ADCO_SE13/ } \\ & \text { TSIO_CH8 } \end{aligned}$ | $\begin{array}{\|l\|} \hline \text { ADCO_SE13/ } \\ \text { TSIO_CH8 } \end{array}$ | PTB3 | 12CO_SDA | UARTO_CTS_ b/ UARTO_COL b |  |  | FTMO_FLTO |  |  |
| F11 | - | PTB6 | ADC1_SE12 | ADC1_SE12 | PTB6 |  |  |  | FB_AD23 |  |  |  |
| E11 | - | PTB7 | ADC1_SE13 | ADC1_SE13 | PTB7 |  |  |  | FB_AD22 |  |  |  |
| D11 | - | PTB8 | DISABLED |  | PTB8 |  | UART3_RTS_ b |  | FB_AD21 |  |  |  |
| E10 | 57 | PTB9 | DISABLED |  | PTB9 | SPI1_PCS1 | $\begin{aligned} & \text { UART3_CTS_ } \\ & \mathrm{b} \end{aligned}$ |  | FB_AD20 |  |  |  |
| D10 | 58 | PTB10 | ADC1_SE14 | ADC1_SE14 | PTB10 | SPIT_PCSO | UART3_RX |  | FB_AD19 | FTMO_FLT1 |  |  |
| C10 | 59 | PTB11 | ADC1_SE15 | ADC1_SE15 | PTB11 | SPl1_SCK | UART3 TX |  | FB_AD18 | FTMO_FLT2 |  |  |
| - | 60 | VSS | VSS | VSS |  |  |  |  |  |  |  |  |
| - | 61 | VDD | VDD | VDD |  |  |  |  |  |  |  |  |
| B10 | 62 | PTB16 | TSIO_CH9 | TSIOCH9 | PTB16 | SPIT_SOUT | UARTO_RX |  | FB_AD17 | EWM_IN |  |  |
| E9 | 63 | PTB17 | TSIO_CH10 | TSIO_CH10 | PTB17 | SPII_SIN | UARTO_TX |  | FB_AD16 | EWM_OUT_b |  |  |
| D9 | 64 | PTB18 | TSO_CH11 | TSO_CH11 | PTB18 | CANO_TX | FTM2_CHO | $\begin{array}{\|l\|} \hline \text { I2SOTX_ } \\ \text { BCLK } \end{array}$ | FB_AD15 | $\begin{aligned} & \text { FTM2_QD_ } \\ & \text { PHA } \end{aligned}$ |  |  |
| C9 | 65 | PTB19 | TSO_CH12 | TSIO_CH12 | PTB19 | CANO_RX | FTM2_CH1 | 12SO_TX_FS | FB_OE. ${ }^{\text {b }}$ | $\begin{aligned} & \text { FTM2_QD_ } \\ & \text { PHB } \end{aligned}$ |  |  |
| F10 | 66 | PTB20 | DISABLED |  | PTB20 |  |  |  | FB_AD31 | CMPO_OUT |  |  |
| F9 | 67 | PTB21 | DISABLED |  | PTB21 |  |  |  | FB_AD30 | CMP1_OUT |  |  |
| F8 | 68 | PTB22 | DISABLED |  | PTB22 |  |  |  | FB_AD29 | CMP2_OUT |  |  |
| E8 | 69 | PTB23 | DISABLED |  | PTB23 |  | SPIO_PCS5 |  | FB_AD28 |  |  |  |
| B9 | 70 | PTCO | $\begin{aligned} & \text { ADCO_SE14/ } \\ & \text { TSIO_CH13 } \end{aligned}$ | $\begin{array}{\|l\|} \hline \text { ADCO_SE14/ } \\ \text { TSIO_CH13 } \end{array}$ | PTCO | SPIO_PCS4 | PDBO_EXTRG |  | FB_AD14 | 12SO_TXD1 |  |  |

K10 Sub-Family Data Sheet, Rev. 2, 4/2012.

Pinout

| $\begin{aligned} & 104 \\ & \text { MAP } \\ & \text { BGA } \end{aligned}$ | $\begin{gathered} 100 \\ \text { LQFP } \end{gathered}$ | Pin Name | Default | ALTO | ALT1 | ALT2 | ALT3 | ALT4 | ALT5 | ALT6 | ALT7 | EzPort |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D8 | 71 | PTC1/ LLWUP6 | $\begin{aligned} & \hline \text { ADCO_SE15/ } \\ & \text { TSIO_CH14 } \end{aligned}$ | $\begin{aligned} & \text { ADCO_SE15/ } \\ & \text { TSIO_CH14 } \end{aligned}$ | PTC1/ LLWU_P6 | SPIO_PCS3 | $\begin{aligned} & \text { UART1_RTS_ } \\ & b \end{aligned}$ | FTMO_CHO | FB_AD13 | 12SO_TXDO |  |  |
| C8 | 72 | PTC2 | ADCO_SE4b/ CMP1_NO/ TSIO_CH15 | ADCO_SE4b/ CMP1_INO/ TSIO_CH15 | PTC2 | SP10 PCS2 | $\begin{aligned} & \text { UART1_CTS_ } \\ & b \end{aligned}$ | FTMO_CH1 | FB_AD12 | 12SO_TX_FS |  |  |
| B8 | 73 | PTC3 LLWUP7 | CMP1_IN1 | CMP1_IN1 | PTC3/ LLWUP7 | SPIO_PCS1 | UART1_RX | FTMO_CH2 | CLKOUT | $\begin{aligned} & \text { l2SO_TX } \\ & \text { BCLK } \end{aligned}$ |  |  |
| - | 74 | VSS | VSS | VSS |  |  |  |  |  |  |  |  |
| - | 75 | VDD | VDD | VDD |  |  |  |  |  |  |  |  |
| A8 | 76 | PTC4/ LLWU_P8 | DISABLED |  | PTC4/ LLWU_P8 | SPIO_PCSO | UART1_TX | FTMO_CH3 | FB_AD11 | CMP1_OUT |  |  |
| D7 | 77 | PTC5/ <br> LLWU_P9 | DISABLED |  | PTC5/ <br> LLWU_Pg | SPIO_SCK | $\begin{aligned} & \text { LPTMRO__ } \\ & \text { ALTT2 } \end{aligned}$ | 12SO_RXDO | FB_AD10 | CMPO_OUT |  |  |
| C7 | 78 | PTC6/ LLWU_P10 | CMPO_INO | CMPO_INO | PTC6/ LLWU_P10 | SPIO_SOUT | PDBO_EXTRG | $\begin{array}{\|l\|l\|} \hline \text { I2SO_RX } \\ \text { BCLK } \end{array}$ | FB_AD9 | 12SO_MCLK |  |  |
| B7 | 79 | PTC7 | CMPO_IN1 | CMPO_IN1 | PTC7 | SPIO_SN |  | 12SO_RX_FS | FB_AD8 |  |  |  |
| A7 | 80 | PTC8 | $\begin{array}{\|l\|} \hline \text { ADC1_SE4b/ } \\ \text { CMPO_IN2 } \end{array}$ | $\begin{aligned} & \text { ADC1_SE4b/ } \\ & \text { CMPO_IN2 } \end{aligned}$ | PTC8 |  |  | 12SO_MCLK | FB_AD7 |  |  |  |
| D6 | 81 | PTC9 | $\begin{aligned} & \text { ADC1_SE5b/ } \\ & \text { CMPO_IN3 } \end{aligned}$ | ADC1_SE5b/ CMPO_IN3 | PTC9 |  |  | $\begin{aligned} & \text { I2SO_RX } \\ & \text { BCLK } \end{aligned}$ | FB_AD6 | FTM2_FLTO |  |  |
| C6 | 82 | PTC10 | ADC1_SE6b | ADC1_SE6b | PTC10 | 12C1_SCL |  | 12SO_RX_FS | FB_AD5 |  |  |  |
| C5 | 83 | PTC11/ <br> LLWU_P11 | ADC1_SE7b | ADC1_SE7b | PTC11/ <br> LLWU_P11 | I2C1_SDA |  | 12SO_RXD1 | FB_RW_b |  |  |  |
| B6 | 84 | PTC12 | DISABLED |  | PTC12 |  | $\begin{aligned} & \hline \text { UART4_RTS_ } \\ & b \end{aligned}$ |  | FB_AD27 |  |  |  |
| A6 | 85 | PTC13 | DISABLED |  | PTC13 |  | $\begin{aligned} & \hline \text { UART4_CTS_ } \\ & \mathrm{b} \end{aligned}$ |  | FB_AD26 |  |  |  |
| A5 | 86 | PTC14 | DISABLED |  | PTC14 |  | UART4_RX |  | FB_AD25 |  |  |  |
| B5 | 87 | PTC15 | DISABLED |  | PTC15 |  | UART4_TX |  | FB_AD24 |  |  |  |
| - | 88 | VSS | VSS | VSS |  |  |  |  |  |  |  |  |
| - | 89 | VDD | VDD | VDD |  |  |  |  |  |  |  |  |
| D5 | 90 | PTC16 | DISABLED |  | PTC16 |  | UART3_RX |  | $\begin{aligned} & \text { FB_CS5_b/ } \\ & \text { FB_TSIZ1/ } \\ & \text { FB_BE23_16 } \\ & \text { BLST15_8_b } \end{aligned}$ |  |  |  |
| C4 | 91 | PTC17 | DISABLED |  | PTC17 |  | UART3_TX |  | FB_CS4_b/ <br> FB_TSIZO) <br> FB_BE31_24_ <br> BLST_O_b |  |  |  |
| B4 | 92 | PTC18 | DISABLED |  | PTC18 |  | $\begin{array}{\|l} \mid \text { UART3_RTS_ } \\ b \end{array}$ |  | FB_TBST_b/ <br> FB_CS2_b/ <br> FB_BE15_8 <br> BLS23_16_ |  |  |  |
| A4 | - | PTC19 | DISABLED |  | PTC19 |  | $\begin{aligned} & \text { UART3_CTS_ } \\ & b \end{aligned}$ |  | $\begin{aligned} & \text { FB_CS3_b/ } \\ & \text { FB_BE7_O- } \\ & \text { BLS31_24_b } \end{aligned}$ | FB_TA_b |  |  |

K10 Sub-Family Data Sheet, Rev. 2, 4/2012.

| $\begin{aligned} & 104 \\ & \text { MAP } \\ & \text { BGA } \end{aligned}$ | $\begin{gathered} 100 \\ \text { LQFP } \end{gathered}$ | Pin Name | Default | ALTO | ALT1 | ALT2 | ALT3 | ALT4 | ALT5 | ALT6 | ALT7 | EzPort |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D4 | 93 | PTDOI LLWU_P12 | DISABLED |  | PTDO/ <br> LLWU_P12 | SPIO_PCSO | UART2_RTS_ b |  | FB_ALE/ <br> FB_CS1_b/ <br> FB_TS_b |  |  |  |
| D3 | 94 | PTD1 | ADCO_SE5b | ADCO_SE5b | PTD1 | SPIO_SCK | UART2_CTS_ b |  | FB_CSO_b |  |  |  |
| C3 | 95 | PTD2 <br> LLWU_P13 | DISABLED |  | PTD2/ <br> LLWU_P13 | SPIO_SOUT | UART2_RX |  | FB_AD4 |  |  |  |
| B3 | 96 | PTD3 | DISABLED |  | PTD3 | SPIO_SIN | UART2 TX |  | FB_AD3 |  |  |  |
| A3 | 97 | PTD4 <br> LLWU_P14 | DISABLED |  | PTD4 LLWU_P14 | SPIO_PCS1 | UARTO_RTS_ b | FTMO_CH4 | FB_AD2 | EWM_IN |  |  |
| A2 | 98 | PTD5 | ADCO_SE6b | ADCO_SE6b | PTD5 | SP10_PCS2 | UARTO_CTS_ <br> b/ <br> UARTO_COL_ <br> b | FTMO_CH5 | FB_AD1 | EWM_OUT_b |  |  |
| B2 | 99 | PTD6/ LLWU_P15 | ADCO_SE7b | ADCO_SE7b | PTD6 LLWU_P15 | SPIO_PCS3 | UARTO_RX | FTMO_CH6 | FB_ADO | FTMO_FLTO |  |  |
| A1 | 100 | PTD7 | DISABLED |  | PTD7 | CMT_IRO | UARTO_TX | FTMO_CH7 |  | FTMO_FLT1 |  |  |
| A11 | - | NC | NC | NC |  |  |  |  |  |  |  |  |
| B11 | - | NC | NC | NC |  |  |  |  |  |  |  |  |
| C 11 | - | NC | NC | NC |  |  |  |  |  |  |  |  |
| K3 | - | NC | NC | NC |  |  |  |  |  |  |  |  |
| H4 | - | NC | NC | NC |  |  |  |  |  |  |  |  |
| J3 | - | NC | NC | NC |  |  |  |  |  |  |  |  |
| H3 | - | NC | NC | NC |  |  |  |  |  |  |  |  |
| K4 | - | NC | NC | NC |  |  |  |  |  |  |  |  |
| J9 | - | NC | NC | NC |  |  |  |  |  |  |  |  |
| J4 | - | NC | NC | NC |  |  |  |  |  |  |  |  |
| H11 | - | NC | NC | NC |  |  |  |  |  |  |  |  |
| A10 | - | NC | NC | NC |  |  |  |  |  |  |  |  |
| A9 | - | NC | NC | NC |  |  |  |  |  |  |  |  |
| B1 | - | NC | NC | NC |  |  |  |  |  |  |  |  |
| C2 | - | NC | NC | NC |  |  |  |  |  |  |  |  |
| C1 | - | NC | NC | NC |  |  |  |  |  |  |  |  |
| D2 | - | NC | NC | NC |  |  |  |  |  |  |  |  |
| D1 | - | NC | NC | NC |  |  |  |  |  |  |  |  |
| E1 | - | NC | NC | NC |  |  |  |  |  |  |  |  |

### 8.2 K10 Pinouts

The below figure shows the pinout diagram for the devices supported by this document.
Many signals may be multiplexed onto a single pin. To determine what signals can be used on which pin, see the previous section.

Pinout


Figure 29. K10 100 LQFP Pinout Diagram


Figure 30. K10 104 MAPBGA Pinout Diagram

## 9 Revision History

The following table provides a revision history for this document.
Table 46. Revision History

| Rev. No. | Date | Substantial Changes |
| :---: | :---: | :--- |
| 1 | $3 / 2012$ | Initial public release |

Table continues on the next page...

Table 46. Revision History (continued)

| Rev. No. | Date | Substantial Changes |
| :---: | :---: | :--- |
| 2 | $4 / 2012$ | • Replaced TBDs throughout. |
|  |  | •Updated "Power consumption operating behaviors" table. |
|  |  | •Updated "ADC electrical specifications" section. |
|  |  | •Updated "VREF full-range operating behaviors" table. |
|  |  | •Updated "I2S/SAI Switching Specifications" section. |
|  |  | •Updated "TSI electrical specifications" table. |
|  |  |  |

## How to Reach Us:

## Home Page:

www.freescale.com

## Web Support:

http://www.freescale.com/support
USA/Europe or Locations Not Listed:
Freescale Semiconductor
Technical Information Center, EL516
2100 East Elliot Road
Tempe, Arizona 85284
+1-800-521-6274 or +1-480-768-2130
www.freescale.com/support

## Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH
Technical Information Center
Schatzbogen 7
81829 Muenchen, Germany
+44 1296380456 (English)
+46 852200080 (English)
+49 8992103559 (German)
+33 169354848 (French)
www.freescale.com/support

## Japan:

Freescale Semiconductor Japan Ltd.
Headquarters
ARCO Tower 15F
1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064
Japan
0120191014 or +81 354379125
support.japan@freescale.com

## Asia/Pacific:

Freescale Semiconductor China Ltd.
Exchange Building 23F
No. 118 Jianguo Road
Chaoyang District
Beijing 100022
China
+86 1058798000
support.asia@freescale.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductors products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claims alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

RoHS-compliant and/or Pb -free versions of Freescale products have the functionality and electrical characteristics as their non-RoHS-complaint and/or non-Pb-free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to http://www.freescale.com/epp.
Freescale ${ }^{\mathrm{TM}}$ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.
© 2012 Freescale Semiconductor, Inc.

